參考文獻 |
[1] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
[2] J. Groszkowski, “The Interdependence of Frequency Variation and Harmonic Content, and the Problem of Constant-Frequency Oscillators,” in Proc. IRE, vol. 21, no. 7, pp. 958-981, July 1933.
[3] E. Hegazi, H. Sjoland and A. A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
[4] M. Shahmohammadi, M. Babaie and R. B. Staszewski, “A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators,” IEEE J. Solid-State Circuits, vol. 51, no. 11, pp. 2610-2624, Nov. 2016.
[5] D. Murphy, H. Darabi and H. Wu, “Implicit Common-Mode Resonance in LC Oscillators,” IEEE J. Solid-State Circuits, vol. 52, no. 3, pp. 812-821, March 2017.
[6] M. Babaie and R. B. Staszewski, “A Class-F CMOS Oscillator,” IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3120-3133, Dec. 2013.
[7] Huijung Kim, Seonghan Ryu, Yujin Chung, Jinsung Choi and Bumman Kim, “A low phase-noise CMOS VCO with harmonic tuned LC tank,” IEEE Trans Microw. Theory Techn., vol. 54, no. 7, pp. 2917-2924, July 2006.
[8] J. R. Long, “Monolithic transformers for silicon RF IC design,” IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sept. 2000.
[9] A. Bevilacqua, F. P. Pavan, C. Sandner, A. Gerosa and A. Neviani, “Transformer-Based Dual-Mode Voltage-Controlled Oscillators,” IEEE Trans. Circuits Syst. II, vol. 54, no. 4, pp. 293-297, April 2007.
[10] A. Goel and H. Hashemi, “Frequency Switching in Dual-Resonance Oscillators,” IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 571-582, March 2007.
[11] M. Babaie and R. B. Staszewski, “An Ultra-Low Phase Noise Class-F2 CMOS Oscillator With 191 dBc/Hz FoM and Long-Term Reliability,” IEEE J. Solid-State Circuits, vol. 50, no. 3, pp. 679-692, March 2015.
[12] M. Shahmohammadi, M. Babaie and R. B. Staszewski, “Tuning Range Extension of a Transformer-Based Oscillator Through Common-Mode Colpitts Resonance,” IEEE Trans. Circuits Syst. I, vol. 64, no. 4, pp. 836-846, April 2017.
[13] A. Mazzanti and P. Andreani, “A Push–Pull Class-C CMOS VCO,” IEEE J. Solid-State Circuits, vol. 48, no. 3, pp. 724-732, March 2013.
[14] C. Lim, J. Yin, P. Mak, H. Ramiah and R. P. Martins, “An inverse-class-F CMOS VCO with intrinsic-high-Q 1st- and 2nd-harmonic resonances for 1/f2-to-1/f3 phase-noise suppression achieving 196.2 dBc/Hz FOM,” in IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, 2018, pp. 374-376.
[15] X. Gao, E. A. M. Klumperink, M. Bohsali and B. Nauta, “A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N2,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3253-3263, Dec. 2009.
[16] X. Gao, E. A. M. Klumperink, P. F. J. Geraedts and B. Nauta, “Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops,” IEEE Trans. Circuits Syst. II, vol. 56, no. 2, pp. 117-121, Feb. 2009.
[17] X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsali and B. Nauta, “Spur-reduction techniques for PLLs using sub-sampling phase detection,” in IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, 2010, pp. 474-475.
[18] J. Lee and H. Wang, “Study of Subharmonically Injection-Locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1539-1553, May 2009.
[19] J. Tsai, C. Hsu and C. Chao, “An X-band 9.75/10.6 GHz low-power phase-locked loop using 0.18-μm CMOS technology,” in Proc. 10th Eur. Microw. Integr. Circuits Conf. (EuMIC), Paris, 2015, pp. 238-241.
[20] K. Ha, J. Lee, S. Park and D. Baek, “A dual-mode signal generator using PLL for X-band radar sensor applications,” in Proc. IEEE Radio Freq. Integr. Technol. Symp. (RFIT), Seoul, 2017, pp. 4-6.
[21] J. Tsai, C. Chao and H. Shih, “A X-band fully integrated CMOS frequency synthesizer,” in Proc. Asia Pacific Microw. Conf., Kaohsiung, 2012, pp. 1226-1228.
[22] W. El-Halwagy, A. Nag, P. Hisayasu, F. Aryanfar, P. Mousavi and M. Hossain, “A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers With Less Than 100-fs Jitter Based on Cascaded PLL Architecture,” IEEE Trans Microw. Theory Techn., vol. 65, no. 2, pp. 396-413, Feb. 2017.
[23] S. Min, T. Copani, S. Kiaei and B. Bakkaloglu, “A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation,” IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1151-1160, May 2013.
[24] C. Lu, H. Hsieh and L. Lu, “A Low-Power Quadrature VCO and Its Application to a 0.6-V 2.4-GHz PLL,” IEEE Trans. Circuits Syst. I, vol. 57, no. 4, pp. 793-802, April 2010.
[25] W. Chiu, Y. Huang and T. Lin, “A 5GHz phase-locked loop using dynamic phase-error compensation technique for fast settling in 0.18-µm CMOS,” in Symposium on VLSI Circuits, Kyoto, Japan, 2009, pp. 128-129.
[26] Z. Zhang, G. Zhu and C. Patrick Yue, “A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fsrms Integrated Jitter and −256.4-dB FoM,” IEEE J. Solid-State Circuits, vol. 55, no. 6, pp. 1665-1683, June 2020.
[27] M. Raj, A. Bekele, D. Turker, P. Upadhyaya, Y. Frans and K. Chang, “A 164fsrms 9-to-18GHz sampling phase detector based PLL with in-band noise suppression and robust frequency acquisition in 16nm FinFET,” in Symposium on VLSI Circuits, Kyoto, 2017, pp. C182-C183.
[28] A. Tharayil Narayanan et al., “A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB,” IEEE J. Solid-State Circuits, vol. 51, no. 7, pp. 1630-1640, July 2016.
[29] D. Lee and P. P. Mercier, “AMASS PLL: An Active-Mixer-Adopted Sub-Sampling PLL Achieving an FOM of −255.5DB and a Reference Spur of −66.6DBC,” in IEEE Symposium on VLSI Circuits, Honolulu, HI, 2018, pp. 181-182.
[30] D. Liao, F. F. Dai, B. Nauta and E. A. M. Klumperink, “A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching,” IEEE J. Solid-State Circuits, vol. 53, no. 3, pp. 715-727, March 2018.
[31] W. Chang, P. Huang and T. Lee, “A Fractional-N Divider-Less Phase-Locked Loop With a Subsampling Phase Detector,” IEEE J. Solid-State Circuits, vol. 49, no. 12, pp. 2964-2975, Dec. 2014.
[32] A. Elkholy, M. Talegaonkar, T. Anand and P. Kumar Hanumolu, "Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers,” IEEE J. Solid-State Circuits, vol. 50, no. 12, pp. 3160-3174, Dec. 2015.
[33] A. Elkholy, A. Elmallah, M. Elzeftawi, K. Chang and P. K. Hanumolu, “10.6 A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, 2016, pp. 192-193.
[34] D. Lee and P. P. Mercier, “A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of −256 dB,” IEEE J. Solid-State Circuits, vol. 55, no. 6, pp. 1542-1552, June 2020.
[35] S. Ye, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with VCO realignment to reduce phase noise,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1795–1803, Dec. 2002.
[36] Z. Yang, Y. Chen, S. Yang, P. Mak and R. P. Martins, “16.8 A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference Spur,” in IEEE Int. Solid-State Circuits Conf, San Francisco, CA, USA, 2019, pp. 270-272.
[37] T. Siriburanon et al., “A 2.2 GHz -242 dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture,” IEEE J. Solid-State Circuits, vol. 51, no. 6, pp. 1385-1397, June 2016.
[38] Y. Hu et al., “17.6 A 21.7-to-26.5GHz Charge-Sharing Locking Quadrature PLL with Implicit Digital Frequency-Tracking Loop Achieving 75fs Jitter and −250dB FoM,” in IEEE Int. Solid-State Circuits Conf, San Francisco, CA, USA, 2020.
[39] B. Razavi, Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level. Cambridge University Press, 2020.
[40] 劉深淵,楊清淵,鎖相迴路,滄海書局,民國一百年。
[41] 林書佑, “互補型自我注入式四相位壓控振盪器暨X頻段壓控振盪器整合除頻器與X頻段鎖相迴路之研製,” 碩士, 電機工程學系, 國立中央大學, 桃園縣, 2017.
[42] 詹凱鈞, “應用於C頻段之互補式金氧半導體低相位雜訊C類壓控振盪器暨變壓器耦合四相位壓控振盪器暨利用F類壓控振盪器於C頻段之整數型鎖相迴路暨X頻段III-V族高功率振盪器之研製,” 碩士, 電機工程學系, 國立中央大學, 桃園縣, 2018.
[43] 莊志成, “X頻段互補式金氧半導體四相位壓控振盪器與整數型鎖相迴路暨氮化鎵高功率及高效率壓控振盪器之研製,” 碩士, 電機工程學系, 國立中央大學, 桃園縣, 2019. |