參考文獻 |
參考文獻
[1] I.R. Committee, "International Roadmap for Devices and Systems," 2016 Edition. More Moore white paper.
[2] M. Lapedus, "FeFETs are a promising next-gen memory based on well-understood material," 2018, https://semiengineering.com/a-new-memory-contender/.
[3] J. Valasek, "Piezo-Electric and Allied Phenomena in Rochelle Salt," Physical Review, vol. 17, pp. 475, 1921.
[4] X. Pan et al., "Retention mechanism study of the ferroelectric field effect transistor, "in Applied Physics Letters, vol. 99, p. 013505, June 2011.
[5] N. Gong et al., "Why Is FE-HfO2 More Suitable Than PZT or SBT for Scaled Nonvolatile 1-T Memory Cell? A Retention Perspective, " in IEEE Electron Device Letters, vol. 37, no. 9, Sept. 2016
[6] T. P. Ma et al., "Why is nonvolatile ferroelectric memory field-effect transistor still elusive?," in IEEE Electron Device Letters, vol. 23, no. 7, pp. 386-388, July 2002, doi: 10.1109/LED.2002.1015207.
[7] T. S. Böscke et al., "Ferroelectricity in hafnium oxide thin films," in Applied Physics Letters, vol. 99, no. 10, p. 102903, May 2011.
[8] M. H. Park et al., "A comprehensive study on the structural evolution of HfO2 thin films doped with various dopants, " J. Mater. Chem. C, vol. 5, no. 19, pp. 4677–4690, 2017
[9] J. Müller et al., "Ferroelectric Hafnium Oxide Based Materials and Devices Assessment of Current Status and Future Prospects," in ECS Journal of Solid State Science and Technology, vol. 4, no.5, February 2015.
[10] J. Müller et al., "Ferroelectric hafnium oxide: A CMOS-compatible and highly scalable approach to future ferroelectric memories," 2013 IEEE International Electron Devices Meeting, Washington, DC, 2013, pp. 10.8.1-10.8.4, doi: 10.1109/IEDM.2013.6724605.
[11] S. Slesazeck et al., "Embedding hafnium oxide based FeFETs in the memory landscape," 2018 International Conference on IC Design & Technology (ICICDT), Otranto, 2018, pp. 121-124, doi: 10.1109/ICICDT.2018.8399771.
[12] S. George et al., "Nonvolatile memory design based on ferroelectric FETs," 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, 2016, pp. 1-6, doi: 10.1145/2897937.2898050.
[13] M. Abuwasib et al., "CMOS compatible integrated ferroelectric tunnel junctions (FTJ)," 2015 73rd Annual Device Research Conference (DRC), Columbus, OH, 2015, pp. 45-46, doi: 10.1109/DRC.2015.7175545.
[14] F. Mo et al., "Scalability Study on Ferroelectric-HfO2 Tunnel Junction Memory Based on Non-equilibrium Green Function Method," 2019 19th Non-Volatile Memory Technology Symposium (NVMTS), Durham, NC, USA, 2019, pp. 1-5, doi: 10.1109/NVMTS47818.2019.8986219.
[15] J. Hung et al., "Challenges and Trends inDeveloping Nonvolatile Memory-Enabled Computing Chips for Intelligent Edge Devices," in IEEE Transactions on Electron Devices, vol. 67, no. 4, pp. 1444-1453, April 2020, doi: 10.1109/TED.2020.2976115.
[16] S. Dünkel et al., "A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 19.7.1-19.7.4, doi: 10.1109/IEDM.2017.8268425.
[17] K. Ni et al., "Critical Role of Interlayer in Hf0.5Zr0.5O2 Ferroelectric FET Nonvolatile Memory Performance," in IEEE Transactions on Electron Devices, vol. 65, no. 6, pp. 2461-2469, June 2018, doi: 10.1109/TED.2018.2829122.
[18] Hang-Ting Lue et al., "Device modeling of ferroelectric memory field-effect transistor for the application of ferroelectric random access memory," in IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 50, no. 1, pp. 5-14, Jan. 2003, doi: 10.1109/TUFFC.2003.1176521.
[19] V. P. Hu et al., "Split-Gate FeFET (SG-FeFET) with Dynamic Memory Window Modulation for Non-Volatile Memory and Neuromorphic Applications," 2019 Symposium on VLSI Technology, Kyoto, Japan, 2019, pp. T134-T135, doi: 10.23919/VLSIT.2019.8776555.
[20] S. Salahuddin et al., "Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices," Nano Letters, vol. I, No. 2, pp.405-410, 2008.
[21] C. Hu et al., "0.2V adiabatic NC-FinFET with 0.6mA/µm ION and 0.1nA/µm IOFF," 2015 73rd Annual Device Research Conference (DRC), Columbus, OH, 2015, pp. 39-40, doi: 10.1109/DRC.2015.7175542.
[22] V. P. Hu et al., "Negative capacitance enables FinFET and FDSOI scaling to 2 nm node," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 23.1.1-23.1.4, doi: 10.1109/IEDM.2017.8268443.
[23] K. Ni et al., "A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs," 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, 2018, pp. 131-132, doi: 10.1109/VLSIT.2018.8510622.
[24] M. A. Alam et al., "A critical review of recent progress on negative capacitance field-effect transistors," in Applied Physics Letters, vol. 114, p. 090401, Feb. 2019.
[25] Sentaurus TCAD, O-2018-6 Manual
[26] J. Chow et al., "A voltage-dependent switching-time (VDST) model of ferroelectric capacitors for low-voltage FeRAM circuits," 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), Honolulu, HI, USA, 2004, pp. 448-449, doi: 10.1109/VLSIC.2004.1346646.
[27] M. Jerry et al., "Ferroelectric FET analog synapse for acceleration of deep neural network training," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 6.2.1-6.2.4, doi: 10.1109/IEDM.2017.8268338.
[28] K. Ni et al., "A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs," 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, 2018, pp. 131-132, doi: 10.1109/VLSIT.2018.8510622.
[29] K. Ni et al., "SoC Logic Compatible Multi-Bit FeMFET Weight Cell for Neuromorphic Applications," 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2018, pp. 13.2.1-13.2.4, doi: 10.1109/IEDM.2018.8614496.
[30] T. Ali et al., "A Multilevel FeFET Memory Device based on Laminated HSO and HZO Ferroelectric Layers for High-Density Storage," 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2019, pp. 28.7.1-28.7.4, doi: 10.1109/IEDM19573.2019.8993642.
[31] H. J. Kim et al., "Grain size engineering for ferroelectric Hf0.5Zr0.5O2 films by an insertion of Al2O3 interlayer" in Applied Physics Letters., vol. 105, pp.192903, Nov 2014.
[32] S. Riedel et al., "A thermally robust and thickness independent ferroelectric phase in laminated hafnium zirconium oxide," in AIP Advances., vol. 6, pp. 095123, Sept 2016.
[33] I. Yoon et al., "A FeFET Based Processing-In-Memory Architecture for Solving Distributed Least-Square Optimizations," 2018 76th Device Research Conference (DRC), Santa Barbara, CA, 2018, pp. 1-2, doi: 10.1109/DRC.2018.8442235.
[34] H. Mulaosmanovic et al., "Novel ferroelectric FET based synapse for neuromorphic systems," 2017 Symposium on VLSI Technology, Kyoto, 2017, pp. T176-T177, doi: 10.23919/VLSIT.2017.7998165.
[35] Y. LenCun et al., "Deep learning," Nature, vol. 521, no. 7553, pp. 436-444, May 2015.
[36] L. Deng et al., "Recent advances in deep learning for speech research at Microsoft," in Proc. ICASSP, 2013, pp. 8604-8608.
[37] A. Krizhevsky et al., "ImageNet classification with deep convolutional neural networks," in PROC. NIPS, 2012, PP. 1097-1105.
[38] User Manual of MLP simulator (+NeuroSim) V1.0
[39] P. Chen et al., "NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 6.1.1-6.1.4, doi: 10.1109/IEDM.2017.8268337.
[40] P. Sangho et al., "Neuromorphic speech systems using advanced ReRAM-based synapse," in IEDM Tech Dig. 2013. 25.6.1-25.6.4. 10.1109/IEDM.2013.6724692.
[41] M. Jerry et al., "A ferroelectric field effect transistor based synaptic weight cell," in Journal of Physics D: Applied Physics, vol. 51, pp. 434001, 2018. |