以FPGA實現之渺子探測器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：104

、訪客IP：52.15.143.223

姓名

徐裕庭(Yu-Ting Hsu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

以FPGA實現之渺子探測器
(Muon Detector Based on FPGA)

相關論文

★ 用於行動上網裝置之智慧型陣列天線	★ 吸收式帶止濾波器之研製
★ 一維及二維切換式波束掃描陣列天線	★ 寬頻微型化六埠網路接收機
★ 具有良好選擇度的寬頻吸收式帶止濾波器	★ 微小化吸收式帶止濾波器之通帶改善
★ 共面波導帶通濾波器之研製	★ 微帶耦合線帶通濾波器與雙工器研製
★ 宇宙微波背景輻射陣列望遠鏡接收機之校準信號源研製	★ K-Band及Q-Band毫米波帶通濾波器設計
★ 薄膜製程射頻被動元件設計	★ 微波帶通低雜訊放大器設計
★ 積體式微波帶通濾波器之研製	★ 應用於高位元率無線傳輸系統之V頻段漸進式開槽天線陣列
★ 以多重耦合線實現多功能帶通濾波器	★ 以單刀雙擲帶通濾波器實現高整合度射頻前端收發系統

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 (2027-8-26以後開放)

摘要(中)

本論文以可辨別來向的渺子探測器為研究目標，先以閃爍體探測器將渺子訊號轉變為電子訊號，在使用FPGA實現渺子探測器的讀取電路。閃爍體探測器中包含塑膠閃爍體及矽光電倍增管，使用塑膠閃爍體將渺子輻射能量轉換為光子，接著利用矽光電倍增管將光子轉換為電子脈衝訊號，最後再藉由比較器電路將電子脈衝訊號放大並轉換為數位訊號以利FPGA之接收。
為了能夠辨別渺子是否來自探測器正前方，將兩個探測器間隔30 cm平行擺放，利用渺子進入兩探測器的時間差是否正確來辨別方向，因FPGA本身的時脈頻率不足以解析1 ns時間差，故設計時間至數位轉換電路來增加時間解析度。本研究選擇以鎖相迴路為基礎之時間至數位轉換電路，將時脈從100 MHz倍頻至400 MHz並切分為四個相位，從而等效於一個1600 MHz的時脈，使解析度達到0.625 ns。在系統驗證方面，先使用Arduino實現具有不同的輸出時間差的脈衝訊號，來驗證時間至數位轉換電路的功能，再將閃爍體探測器與FPGA整合，實際測量不同天頂角度的渺子通量，也驗證了渺子通量隨著角度減少，從而確認探測器成功運作。

摘要(英)

In this study, a muon detector which can distinguish the direction of muon is proposed. First, the scintillator detector is used to convert the muon signal into an electronic signal, which is then processed by the readout circuit realized in FPGA. Each scintillator detector include a plastic scintillator and a silicon photomultiplier chip. As the muon passes through the plastic scintillator, it deposits part of its energy in the scintillator. Some fraction of that energy gets converted into photons, which is then converted to a detectable electronic pulse by the silicon photomultiplier chip. The electronic pulse is amplified and converted into a digital signal for the FPGA to receive.
In order to identify whether the muons come from the front side of the detector, two scintillator detectors are placed in parallel at a distance of 30 cm, and the time difference between the muons entering the two detectors is used to identify the direction of muon. In order to distinguish the 1-ns time difference between the two detectors, a multi-phase time-to-digital conversion circuit is realized in FPGA to achieve the desired time resolution. Specifically, the clock frequency is multiplied from 100 MHz to 400 MHz, and it is divided into four phases, which becomes equivalent to a clock frequency of 1600 MHz and reaches a resolution up to 0.625 ns. The proposed scintillator detector is first verified using a pulse generator based on Arduino. It is then used to measure the muon flux at different zenith angles. The measured muon flux decreases with the zenith angle as predicted, and this confirms the proper functioning of the proposed muon detector.

關鍵字(中)

★ 渺子探測器
★ 現場可規劃邏輯陣列
★ 時間至數位轉換電路

關鍵字(英)

★ Muon Detector
★ FPGA
★ TDC

論文目次

論文摘要 I
Abstract II
目錄 IV
圖目錄 VI
表目錄 IX
第一章緒論 1
1.1 研究動機 1
1.2 文獻回顧 2
1.3 章節介紹 3
第二章宇宙射線-渺子 4
2.1 渺子來源 4
2.2 閃爍體探測器 (Scintillator Detector) 6
2.2.1 閃爍體 (Scintillator) 6
2.2.2 矽光電倍增管 8
2.3 渺子訊號 12
2.4 結果與討論 15
第三章渺子探測器讀取電路設計 16
3.1 現場可規劃邏輯陣列介紹 16
3.2 時間至數位轉換電路 18
3.2.1 計數器法之時間至數位轉換電路 18
3.2.2 中間抽頭延遲線式時間至數位轉換電路 21
3.2.3 鏈結構延遲線之時間至數位轉換電路 24
3.2.4 以鎖相迴路為基礎之時間至數位轉換電路 26
3.3渺子探測器之讀取電路設計 29
3.3.1 多相位時間至數位轉換電路 29
3.3.2 渺子來向判別 29
3.3.3 資料儲存及讀取 41
3.4 結果與討論 47
第四章系統整合測試 49
4.1 四相位時間至數位轉換電路測試 49
4.1.1 測試用脈衝訊號 49
4.1.2 測試環境架設及實驗結果 54
4.2 渺子量測 57
4.3結果與討論 62
第五章總結及未來展望 64
參考文獻 66

參考文獻

[1] 向化君, "偵測大氣內水平行進之緲子用的帶電粒子偵測器陣列之可行性研究, " 碩士論文, 國立中央大學, June 2006.
[2] Bonal, N. D., Cashion, A. T. IV, Cieslewski, G., Dorseu, D. J., Dreesen, W., Foris, A., Green, J. A., Miller, T. J., Preston, L. A., Roberts, B. L., Schwellenbach, D. & Su, J.-C. 2016. Using Muons to Image the Subsurface. Sandia Report, SAND 2016-11650, 64
[3] 麥書豪, "在質子對撞能量8TeV下尋找具有雙電子雙渺子末態的激發態輕子," 碩士論文, 國立中央大學, June 2014.
[4] Neal Woo, John Essick, “Determining the muon mass using a scintillator-based detector,” in Am. J. Phys. 85, 611, 2017.
[5] S. Chen, T. Wei, N. Chen, W. He, J. Liu and X. He, “Design of a Readout Circuit Chip for a Cosmic Ray Muon Detector with Multi-Angular Acceptance,” 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-4, 2019.
[6] N. Chen, S. Chen, W. He, X. He and T. Wei, “Advanced Readout Electronics System for Portable Cosmic Ray Muon Detection,” in IEEE Transactions on Instrumentation and Measurement, vol. 70, pp. 1-11, 2021.
[7] C. M. Lavelle, “Gamma ray spectroscopy with Arduino UNO,” in Am. J. Phys. 86, 384, 2018.
[8] S. N. Axani, J. M. Conrad, and C.Kirby, “The desktop muon detector: A simple, physicsmotivated machine- and electronics-shop project for university students,” in Am. J. Phys. 85, 948, 2017.
[9] R. Nutt, “Digital time intervalometer,” Rev. Sci. Instrum, vol. 39, no. 9, pp 1342-1345, 1968.
[10] J. Yu, F. F. Dai and R. C. Jaeger, “A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $mu{hbox {m}}$ CMOS Technology,” in IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 830-842, April 2010.
[11] J. Kalisz, R. Szplet, J. Pasierbinski and A. Poniecki, “Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution,” in IEEE Transactions on Instrumentation and Measurement, vol. 46, no. 1, pp. 51-55, Feb. 1997.
[12] Jinyuan Wu, Zonghan Shi and I. Y. Wang, “Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA),” in IEEE Nuclear Science Symposium, vol.1, pp. 177-181, 2003.
[13] P. Chen, H. C. Cheng, A. Widodo and W. X. Tsai, “A PVT insensitive field programmable gate array time-to-digital converter,” IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters, pp.1-4 2013.
[14] 張智嘉, "使用宇宙射線緲子偵測器做緲子生命期的測量, " 碩士論文, 私立輔仁大學, August 2009.
[15] 戴淑貞, "渺子平均生命期的量測, " 碩士論文, 國立高雄師範大學, August 2008.
[16] 張紹甫, "CsI閃爍體特殊結構製作與顯微結構分析之研究," 碩士論文, 國立臺灣師範大學, August 2013.
[17] Saint-Gobain, “BC-400,BC-404,BC-408,BC-412,BC-416 Premium Plastic Scintillators.” [Online].Available:https://www.phys.ufl.edu/courses/phy4803L/group_I/muon/bicron_bc400-416.pdf
[18] National Central University, Muon Imaging for Particle Geophysics and the Next Generation of High Energy Physics Experiment. Unpublished internal discussion document, 2021.
[19] A feasibility study on the use of arrays of discrete SiPMs for MR compatible LYSO readout using Monte Carlo simulation - Scientific Figure on ResearchGate. [Online]. Available:https://www.researchgate.net/figure/SiPM-array-layout-diagram-a-individual-SiPM-devices-placed-defining-an-8-8-array_fig2_234034467
[20] 嚴浩天, "砷化銦鎵光崩潰二極體於單光子偵測器之應用, " 碩士論文, 國立交通大學, August 2007.
[21] 黃瑜婷, "基於延遲鎖定迴路之倍頻器的FPGA設計與實現, " 碩士論文, 國立暨南大學, August 2012.
[22] A. M. Amiri, M. Boukadoum and A. Khouas, "A Multihit Time-to-Digital Converter Architecture on FPGA," in IEEE Transactions on Instrumentation and Measurement, vol. 58, no. 3, pp. 530-540, March 2009.
[23] AMD Xilinx, "Block Memory Generator v8.4, LogiCORE IP Product Guide, " August 6, 2021. [Online].Available: https://docs.xilinx.com/v/u/en-US/pg058-blk-mem-gen.
[24] N. Lusardi, S. Salgaro, F. Garzetti, N. Corna, G. Ticozzi and A. Geraci, "FPGA-based Multi-Phase Shift-Clock Fast-Counter Time-to-Digital Converter for Extremely-Large Number of Channels," in IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC) , pp. 1-4, 2020.
[25] W. Yonggang, L. Chong and Z. Wensong, "Two novel designs of multi-phase clocked ultra-high speed time counter on FPGA for TDC implementation," in IEEE Nuclear Science Symposium and Medical Imaging Conference (2013 NSS/MIC) , pp. 1-4, 2013.

指導教授

林祐生(Yo-Shen Lin)

審核日期

2022-8-26

推文