適用在通訊應用之可參數化內嵌式數位信號處理器核心

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：10

、訪客IP：3.129.67.68

姓名

譚明烜(Ming-Hsuan Tan) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

適用在通訊應用之可參數化內嵌式數位信號處理器核心
(Parameterized and Embedded DSP Corefor Communication Applications)

相關論文

★ 低雜訊輸出緩衝器設計及USB2實體層的傳收器製作	★ 低雜訊輸出緩衝器設計及USB2實體層的時脈回復器製作
★ 應用於通訊系統的內嵌式數位訊號處理器架構	★ 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計
★ 具有QAM/VSB模式的載波及時序回復之數位積體電路設計	★ 應用於通訊系統中數位信號處理器之模組設計
★ 應用於藍芽系統之CMOS射頻前端電路設計	★ 具有QAM/VSB 模式之多重組態可適應性等化器的設計與實現
★ 適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組	★ 應用於橢圓曲線密碼系統之低複雜性有限場乘法器設計
★ 適用於通訊系統之內嵌式數位訊號處理器	★ 雷射二極體驅動電路
★ 適用於通訊系統的內嵌式數位信號模組設計	★ 一個高速╱低複雜度旋轉方法的統一設計架構：角度量化的觀點
★ 5Gbps預先增強器之串列連結傳收機	★ 超取樣技術之資料回復電路設計及其模組產生器

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在本篇論文中，實現了一顆可參數化的數位信號處理器。它是專用於通訊系統應用。除了提供一般十六位元數位處理器所具備的基本指令集外，還為了特別的功能硬體設計，提供特殊指令。這使得這顆數位信號處理器更適於計算密集的應用。
我們所提出的數位信號處理器具有幾項優越的特性：可參數化的架構，高速的效能，和低功率。我們設計了各種模組產生器以產生可變動(configurable)的資料路徑(datapath)和可重複使用的特殊功能硬體，並設計了一個模組產生器用以整合各個功能模組及產生數位信號處理器的硬體描述語言。平行化的架構也加速了效能，在效能測試程式中兩組乘法器串聯加法器減少一半的指令週期。為了減少功率耗損，我們採用許多種低功率設計技巧，如灰碼記憶體定址法和管線分享技巧等。
以模組產生器所產生的十六位元數位信號處理器為例，其最大工作效能可操作在140百萬指令。

摘要(英)

This thesis introduces the design and implementation of an embedded and parameterized digital signal processing (DSP) processor. Besides providing a basic instruction set that is similar to general DSP processors, it also contains unique instructions and optional special function blocks that make this DSP processor more efficient for computation-intensive applications.
The proposed DSP processor has some advanced features: a parameterized architecture, special functions for communication application, some low power designs and I/O for embedded consideration. By using window GUI and a Verilog code generator, dedicated DSP for specified application can be generated. In addition, we use high degree of parallelism to speed up its performance. The data path contains two Multiply-Accumulate units to reduce half instruction cycles in the operation of FIR filter. For consideration of reducing power consumption, we adopt some low power design such as gray code memory addressing and pipeline sharing techniques.
The chip will be implemented in a cell-based design method with a 0.25 1P5M cell library. The maximum operating frequency of a 16?16 DSP is 140MHz.

關鍵字(中)

★ 數位信號處理器
★ 可參數化
★ 內嵌式

關鍵字(英)

★ DSP
★ embedded
★ paraneterized

論文目次

CHAPTER 1 INTRODUCTION - 1 -
1.1. MOTIVATION - 1 -
1.2. APPLICATION-SPECIFIC DSP FOR COMMUNICATION AND EMBEDDED SYSTEM - 3 -
1.3. PARAMETERIZED DSP CORE - 4 -
1.4. THESIS ORGANIZATION - 6 -
CHAPTER 2 THE ARCHITECTURE OF DSP CORE - 7 -
2.1. THE OVERVIEW OF NCU_DSP_2002 ARCHITECTURE - 7 -
2.2. PROGRAM ADDRESS GENERATION UNIT (PAGU) - 8 -
2.2.1. Hardware Looping - 8 -
2.2.2. Conditional / Unconditional Branches, Calls and Returns - 12 -
2.3. DATA ADDRESS GENERATION UNIT (DAGU) - 13 -
2.4. MEMORY ARCHITECTURE - 17 -
2.5. COMPUTATION UNIT - 17 -
2.5.1. Data Path - 17 -
2.5.2. Application-Specific Function Block - 18 -
2.6. I/O BLOCK - 19 -
2.7. INSTRUCTION SET - 20 -
2.7.1. Arithmetic and Logic Operation - 21 -
2.7.2. Shift and Comparison Operation - 21 -
2.7.3. Program Flow Control - 22 -
2.7.4. Special Function Instructions - 22 -
CHAPTER 3 PARAMETERIZED DESIGN FLOW AND IMPLEMENTATION - 23 -
3.1. INTRODUCTION - 23 -
3.2. PARAMETERIZED AND CONFIGURABLE ARCHITECTURE - 23 -
3.3. PROGRAM ADDRESS GENERATION UNIT (PAGU) - 26 -
3.4. DATA ADDRESS GENERATION UNIT (DAGU) - 27 -
3.5. MEMORY ARCHITECTURE - 29 -
3.6. DATAPATH - 29 -
3.7. I/O BLOCK - 30 -
CHAPTER 4 LOW POWER DESIGNS - 32 -
4.1. LOW POWER ARCHITECTURE - 32 -
4.2. GRAY CODED ADDRESSING - 33 -
4.3. HARDWARE LOOPING - 35 -
4.4. PIPELINE SHARING - 38 -
CHAPTER 5 CHIP IMPLEMENTATION - 40 -
5.1. DESIGN FLOW - 40 -
5.2. SYNTHESIS RESULTS - 43 -
5.2.1. Design example - 43 -
5.2.2. First Version of our DSP Core — NCU_DSP - 45 -
5.3. TEST CONSIDERATION - 46 -
5.4. BENCHMARK SIMULATION - 47 -
CHAPTER 6 CONCLUSIONS AND FUTURE WORK - 49 -
APPENDIX: INSTRUCTION SET - 50 -
REFERENCE - 94 -

參考文獻

[1] M. Kuulusa, J. Nurmi, J. Takala, P. Ojala, H. Herranen, “A Flexible DSP Core for Embedded Systems,” IEEE Design & Test of Computers, Vol. 14, NO. 4, pp.60-68, Oct.-Dec., 1997.
[2] J. Nurmi, J. Takala, “A New Generation of Parameterized and Extensible DSP Cores,” IEEE Workshop Procs. on Signal Processing Systems, pp.320-329, Nov. 1997.
[3] A.Gierlinger, R.Forsyth, E. Ofner, “Gepard: A Parameterisable DSP Core for ASICs,” ICSPAT, pp.203-207, 1997
[4] H. P. Lee, “Embedded DSP Core for Communication System,” Dep. Elec. Eng., National Central University, Taiwan, June, 2001
[5] “DSP 1618 digital signal processor,” AT&T Data Sheet, Feb.1994.
[6] TEXAS INSTRUMENTS, TMS320C54x User’’s Guide.
[7] M. Berekovic, D. Heistermann, P. Pirsch, “A Core Generator for Fully Synthesizable and Highly Parameterizable RISC-Core for System-on-Chip Design,” IEEE Workshop on Signal Processing Systems, pp.561-568, 1998.
[8] Y.T. Chen, “Embedded DSP Module generators for Communication System,” Dep. Elec. Eng., National Central University, Taiwan, June,2001
[9] J.X. Teng, “Parameterized and Embedded DSP Datapath for Communication Systems,” Dep. Elec. Eng., National Central University, Taiwan, June,2002
[10] M. Morris Mano, Computer System Architecture, Prentice- Hall, 1993.
[11] P. Lapsley, J. Bier, A. Shoham, E. A. Lee, DSP Processor Fundamentals, IEEE Press, 1997.
[12] H. Yagi, R. E. Owen, “Architectural considerations in a configurable DSP core for consumer electronics,” Workshop on IEEE Signal Processing Society, 1995.
[13] I. Verbauwhedei, M. Touriguian, K. Gupta, J. Muwafi, K. Yick, G. Fettweis, “A low power DSP engine for wireless communication,” Workshop on VLSI Signal Processing, IX, pp. 471-480, 1996.
[14] C. L. Su, C. Y. Tsui, Alvin M. Despain, “Low power architecture design and compilation techniques for high-performance processors,” pp. 489-498, Compcon. Spring 1994.
[15] R. Mehra, L. M. Guerra, J. M. Rabaey, “A partitioning scheme for optimizing interconnect power” IEEE Journal of Solid-State Circuits, Vol.: 32 Issue: 3, pp.433-443, March 1997

指導教授

周世傑(Shyh-Jye Jou)

審核日期

2002-7-10

推文