參考文獻 |
[1] IEEE Standard for Ethernet Amendment 7: Media Access Control Parameters, Physical Layers, and Management Parameters for 2.5 Gb/s and 5 Gb/s Operation, Types 2.5GBASE-T and 5GBASE-T.
[2] Tai-Cheng Lee and B. Razavi, "A 125-MHz mixed-signal echo canceller for Gigabit Ethernet on copper wire," IEEE Journal of Solid-State Circuits, vol. 36, no. 3, pp. 366-373, March 2001.
[3] N. Verhoeckx, H. van den Elzen, F. Snijders and P. van Gerwen, “Digital echo cancellation for baseband data transmission,” IEEE Trans. on Acoustics, Speech, and Signal Processing, Vol.27, pp. 768-781, Dec 1979.
[4] J. Ebrahimi, S. H. Hosseinian and G. B. Gharehpetian, "Unit Commitment Problem Solution Using Shuffled Frog Leaping Algorithm," IEEE Transactions on Power Systems, vol. 26, no. 2, pp. 573-581, May 2011.
[5] A. Abousaada, T. Aboulnasr and W. Steenaart, "An echo tail canceller based on adaptive interpolated FIR filtering," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no. 7, pp. 409-416, July 1992.
[6] Fan Hong and W. K. Jenkins, "An investigation of an adaptive IIR echo canceller: advantages and problems," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, no. 12, pp. 1819-1834, Dec. 1988.
[7] D. L. Jones, "Learning characteristics of transpose-form LMS adaptive filters," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no. 10, pp. 745-749, Oct. 1992.
[8] M. Faust and C. -H. Chang, "Optimization of structural adders in fixed coefficient transposed direct form FIR filters," 2009 IEEE International Symposium on Circuits and Systems, Taipei, Taiwan, 2009, pp. 2185-2188.
[9] P. Pawłowski, R. Długosz and A. Dąbrowski, "Switched-capacitor finite impulse response rotator filter," 2020 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA), Poznan, Poland, 2020, pp. 133-137.
[10] S. Park, D. Shin, K. -J. Koh and S. Raman, "A Low-Power, High-Linearity Wideband 3.25 GS/s Fourth-Order Programmable Analog FIR Filter Using Split-CDAC Coefficient Multipliers," IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 4, pp. 1576-1590, April 2020.
[11] J. B. Monteiro and A. Petraglia, "A 0.8/spl mu/m CMOS programmable IIR SC filter," 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), Vancouver, BC, Canada, 2004, pp. I-869.
[12] J. Kennedy and R. Eberhart, "Particle swarm optimization," Proceedings of ICNN′95 - International Conference on Neural Networks, 1995.
[13] B. Widrow, J. M. McCool, M. G. Larimore and C. R. Johnson, "Stationary and nonstationary learning characteristics of the LMS adaptive filter," Proceedings of the IEEE, vol. 64, no. 8, pp. 1151-1162, Aug. 1976.
[14] V. J. Mathews and Z. Xie, "Stochastic gradient adaptive filters with gradient adaptive step sizes," International Conference on Acoustics, Speech, and Signal Processing, Albuquerque, NM, USA, 1990, pp. 1385-1388 vol.3.
[15] P. Torkzadeh and M. Atarodi, "Channel Charge Injection analysis and its modeling in z-domain for switched-capacitor integrators," 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico, 2009, pp. 126-129.
[16] N. B. Modi and P. P. Gandhi, "Four quadrant analog multiplier with VCVS in deep-submicron technology," 2013 IEEE Conference on Information & Communication Technologies, 2013, pp. 1091-1094.
[17] A. Satapathy, S. K. Maity and S. K. Mandal, "A flipped voltage follower based analog multiplier in 90nm CMOS process," 2015 International Conference on Advances in Computer Engineering and Applications, 2015, pp. 628-631.
[18] I. Aloui, N. Hassen and K. Besbes, "±0.75V Four Quadrant Analog Multiplier in Current Mode," 2018 15th International Multi-Conference on Systems, Signals & Devices (SSD), 2018, pp. 1045-1050.
[19] S. Hadidi and A. Hassanzadeh, "An Ultra-Low-Power and High-Gain Four-Quadrant Analog Multiplier Based on Dynamic Threshold MOSFET (DTMOS)," 2020 28th Iranian Conference on Electrical Engineering (ICEE), Tabriz, Iran, 2020, pp. 1-5.
[20] S. I. Khan and S. A. Mahmoud, "Highly Accurate Subthreshold Four Quadrant Multiplier for Biomedical Teager Energy Operator Circuits," 2020 Advances in Science and Engineering Technology International Conferences (ASET), Dubai, United Arab Emirates, 2020, pp. 1-4.
[21] S. A. Enche Ab Rahim, M. A. Ismail, A. I. Abdul Rahim, M. R. Yahya and A. F. Awang Mat, "A wide gain-bandwidth CMOS fully-differential folded cascode amplifier," 2010 International Conference on Electronic Devices, Systems and Applications, 2010, pp. 165-168.
[22] D. Calderón-Preciado, F. Sandoval-Ibarra, J. G. García-Sánchez and S. Ortega-Cisneros, "Analysis of an OTA/output stage for a SC integrator in a Hybrid ΣΔ Modulator," 2016 IEEE Biennial Congress of Argentina (ARGENCON), 2016, pp. 1-4.
[23] T. V. Prasula and D. Meganathan, "Design and simulation of low power, high gain and high bandwidth recycling folded cascode OTA," 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN), 2017, pp. 1-6.
[24] R. Kammari, J. Gundla, S. Boyapati and V. S. R. Pasupureddi, "Modeling and Design of A Compact Low Power Folded Cascode OpAmp With High EMI Immunity," IEEE Transactions on Electromagnetic Compatibility, vol. 64, no. 2, pp. 595-598, April 2022.
[25] A. Ranjan and R. Chauhan, "An Enhancement of Recycling Folded Cascode Amplifier Using Potential Divider Method," 2022 13th International Conference on Computing Communication and Networking Technologies (ICCCNT), Kharagpur, India, 2022, pp. 1-6. |