摘要(英) |
In microwave and millimeter-wave receiver systems, the Low Noise Amplifier (LNA) is a crucial integrated circuit at the front end. The primary function of the LNA is to amplify signals received by the antenna before transmitting them to the subsequent circuits. In addition to basic requirements such as gain and noise figure, low power consumption and high linearity are also design goals. In microwave transmitter systems, the Power Amplifier (PA) is another key circuit. With the development of fifth-generation communication, the demand for high-output power amplifiers in the millimeter-wave frequency band is gradually increasing. Amplifiers with high output power, high linearity, and wide bandwidth have been proposed. Power amplifiers are typically the most power-consuming components in transmitter systems, so designing them with lower DC power consumption and a more compact footprint is a trend.The research objectives of this thesis focus on achieving low power consumption, high gain, and high linearity for LNAs, primarily designed for the K-band and Ka-band using CMOS technology. For power amplifiers, the research goal is to achieve broadband performance, also designed for the K-band and Ka-band using CMOS technology.
Chapter 2 introduces a low noise amplifier designed using TSMC 90 nm process, operating in the Ka-band. To achieve low power consumption and high gain, a transconductance-boosting architecture and neutralization with stable capacitor architecture were employed to increase stability while improving gain. Current reuse architecture was used to reduce power consumption, implemented in a two-stage structure. The circuit achieved a maximum gain of 7.5 dB, a minimum noise figure of 4.9 dB, and a chip area of 0.37 mm2.
Chapter 3 presents a low noise amplifier designed using TSMC 0.18 µm process, operating in the K-band. The design utilizes a dual transformer architecture to enhance gain, source degeneration inductor to reduce noise figure, and an external bias on the transistor′s Body terminal to improve linearity. Additionally, a current reuse architecture was employed to reduce power consumption, implemented in a two-stage stacked structure. The circuit achieved a maximum gain of 18.2 dB, a minimum noise figure of 5.7 dB, and a chip area of 0.53 mm2.
Chapter 4 introduces power amplifiers designed using TSMC 0.18 µm and TSMC 90 nm processes. The power amplifier designed with TSMC 0.18 µm operates in the K-band, utilizing a transformer architecture to achieve broadband gain. The circuit, composed of a two-stage stacked structure, achieved a maximum gain of 19 dB, a 3 dB bandwidth from 20 GHz to 26.1 GHz, 1 dB compression point of 12.4 dBm, saturation output power of 16.1 dBm, and a third-order output intercept point of 26 dBm. The chip area is 0.53 mm2. The power amplifier designed with TSMC 90 nm operates in the Ka-band, employing a neutralization with stable capacitor architecture to enhance gain and stability, configured in a four-way stacked structure. The circuit achieved a maximum gain of 12.5 dB, a 3 dB bandwidth from 28.3 GHz to 42.6 GHz, 1 dB compression point of 9.2 dBm, saturation output power of 18 dBm, and a third-order output intercept point of 20 dBm. The chip area is 0.49 mm2.
Finally, Chapter 5 concludes the thesis. |
參考文獻 |
[1] A. K. Goel and A. Kalia, “Comparison of NMOS, CMOS and GaAs technologies,”
Circuits and Systems, Proceedings of the 32nd Midwest Symposium, Champaign,
IL, 1989, pp. 1238–1241 vol.2.
[2] Yiming Yu, Huihua Liu, Yunqiu Wu, Kai Kang, "A 54.4–90 GHz Low-Noise Amplifier in 65- nm CMOS", IEEE J. Solid-State Circuits, vol. 52, no. 11, pp. 2892-2904, 2017
[3] Y. Wang, T.-Y. Chiu, C.-C. Chien, W.-H Tsai, and H. Wang, “An E-Band high-performance variable gain low noise amplifier for wireless communications in 90-nm CMOS process,” IEEE Microw. Wireless Compon. Lett., vol. 32, no. 9, pp. 1095–1098, Sep. 2022.
[4] Hongchen Chen, Liang Wu, Wenquan Che, Quan Xue, and Haoshen Zhu, “A Wideband LNA Based on Current-Reused CS-CS Topology and Gm-boosting Technique for 5G Application,” 2019 IEEE Asia-Pacific Microwave Conference (APMC)
[5] M. M. Assefzadeh and A. Babakhani, "Multi-order transmission line-radial stub networks for broadband impedance matching and power combining in a watt-level silicon power amplifier," Wireless and Microwave Circuits and Systems ,pp. 1-3, Sept 2018.
[6] Bernardo Leite, Eric Kerhervé and A. Babakhani, "Design of 28 nm CMOS integrated transformers for a 60 GHz power amplifier," 2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI)
[7] Y. Cao, H. Lyu and K. Chen, "Wideband Doherty power amplifier in quasi-balanced configuration," IEEE Wireless and Microwave Technology Conference, pp. 1-4, April 2019.
[8] David J. Allstot, Xiaoyong Li, and Sudip Shekhar, “Design Considerations for CMOS Low-Noise Amplifiers,” in Proc. IEEE Radio Frequency Integrated Circuits(RFIC) Symp., June, 2004, pp. 97-100
[9] 陳冠宇,「微波毫米波寬頻高效率頻率倍頻器之研製」,國立中央大學,博士論文,民國103年。
[10] Kai-Chun Chang, Yunshan Wang, and Huei Wang, “Design of a 1.8-mW K-Band low noise amplifier with 19.3-dB gain and 3.3-dB noise figure in 90-nm CMOS,” Asia Pacific Microwave Conference Technical Diges, Brisbane, Australia, Nov. 2021
[11] Sudip Shekhar, Jeffery S. Walling, Sankaran Aniruddhan, and David J. Allstot, “CMOS VCO and LNA Using Tuned-Input Tuned-Output Circuits,” IEEE Journal of Solid-State Circuits
[12] Jun-Kai Wang, Yu-Hsuan Lin, Yuan-Hung Hsiao, Kuang-Sheng Yeh, and Huei Wang, “A V-band power amplifier with transformer combining and neutralization technique in 40-nm CMOS,” IEEE International Symposium of Radio Frequency Integrated Technology, Seoul, Korea, Jun. 2017
[13] Hongchen Chen, Liang Wu, Wenquan Che, Quan Xue, and Haoshen Zhu, “A Wideband LNA Based on Current-Reused CS-CS Topology and Gm-boosting Technique for 5G Application,” IEEE Asia-Pacific Microwave Conference (APMC), 2019
[14] Ruitao Wang, Chenguang Li, Jian Zhang, Sen Yin, Wei Zhu, and Yan Wang, “A 18–44 GHz Low Noise Amplifier With Input Matching and Bandwidth Extension Techniques,” IEEE Microwave and Wireless Components Letters, 2022
[15] 蔡智斌,「Ka 頻段輻射計接收機暨 Ku 頻段氮化鎵功率放大器之研製」,國立中央大學,碩士論文,民國109年。
[16] Mahsa Keshavarz Hedayati, Abdolali Abdipour, Reza Sarraf Shirazi, Cagri Cetintepe, and Robert Bogdan Staszewski, “A 33-GHz LNA for 5G Wireless Systems in 28-nm Bulk CMOS,” IEEE Transactions on Circuits and Systems II: Express Briefs, 2018
[17] Yaolong Hu and Taiyun Chi, “A 27–46-GHz Low-Noise Amplifier With Dual-Resonant Input Matching and a Transformer-Based Broadband Output Network,” IEEE Microwave and Wireless Components Letters, 2021
[18] Yu-Teng Chang, Tai-Yi Lin, and Hsin-Chia Lu, “A Low Power Wideband V-Band LNA Using Double-Transformer-Coupling Technique and T-Type Matching in 90nm CMOS,” 2019 14th European Microwave Integrated Circuits Conference (EuMIC)
[19] Abdurrahman H. Aljuhani, Tumay Kanar, and Gabriel M. Rebeiz, “A Packaged Single-Ended K-Band SiGe LNA with 2.14 dB Mean Noise Figure,” 2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)
[20] Hongchen Chen, Liang Wu, Wenquan Che, Quan Xue, and Haoshen Zhu, “A Wideband LNA Based on Current-Reused CS-CS Topology and Gm-boosting Technique for 5G Application,” 2019 IEEE Asia-Pacific Microwave Conference (APMC)
[21] Yu-Min Chen, Yunshan Wang, Chau-Ching Chiong, and Huei Wang, “A 21.5-50 GHz Low Noise Amplifier in 0.15-μm GaAs pHEMT Process for Radio Astronomical Receiver System,” 2021 IEEE Asia-Pacific Microwave Conference (APMC)
[22] Yi-Wen Huang, Chia-Sung Chiu, Kun-Ming Chen, Guo-Wei Huang, Chia-Wei Chuang, Chao-Wen Lin, and Lin-Kun Wu, “A Low Power, Wideband Low-Noise Amplifier with Current-Reused Techniques in 0.18-μm CMOS for 5G Wireless Systems,” 2022 Asia-Pacific Microwave Conference (APMC)
[23] Depeng Cheng, Lianming Li, Min Xie, Xu Wu, Long He, and Bin Sheng “A K-Band Variable Gain Low-Noise Amplifier with Low Phase Variation in 65-nm CMOS,” 2021 IEEE MTT-S International Wireless Symposium (IWS)
[24] Hanwen Zhang, Qin Li, and Leijun Xu “A K-band Single-to-Differential Broadband Low Noise Amplifier with LC Anti-interference Network,” 2021 International Conference on Microwave and Millimeter Wave Technology (ICMMT)
[25] Wei-Cheng Huang, and Huei Wang “An Inductive-Neutralized 26-dBm K-/Ka-Band Power Amplifier With 34% PAE in 90-nm CMOS,” IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 11, Nov. 2019
[26] Chieh-Wei Wang, Yu-Chun Chen, Wen-Jie Lin, Jeng-Han Tsai, and Tian-Wei Huang “A 20.8-41.6-GHz Transformer-Based Wideband Power Amplifier with 20.4-dB Peak Gain Using 0.9-V 28-nm CMOS Process,”2020 IEEE/MTT-S International Microwave Symposium (IMS)
[27] Bo-Ze Lu, Yunshan Wang, Zhi-Jia Huang, Kun-You Lin, and Huei Wang “A 28-GHz High Linearity and High Efficiency Class-F Power Amplifier in 90-nm CMOS Process for 5G Communications,” 2020 15th European Microwave Integrated Circuits Conference (EuMIC)
[28] Chongyu Yu, Jun Feng, and Dixian Zhao “A Ka-band 65-nm CMOS neutralized medium power amplifier for 5G phased-array applications,” 2018 IEEE MTT-S International Wireless Symposium (IWS)
[29] Sherif Shakib, Hyun-Chul Park, Jeremy Dunworth, Vladimir Aparin, and Kamran Entesari “A 28 GHz Efficient Linear Power Amplifier for 5G Phased Arrays in 28nm Bulk CM,” 2016 IEEE International Solid-State Circuits Conference
[30] Shuo-Hsuan Chang, Chun-Nien Chen, and Huei Wang “A K a-Band Dual-Mode Power Amplifier in 65-nm CMOS Technology,” IEEE Microwave and Wireless Components Letters , vol. 28, no. 8, August 2018
[31] J.R. Long, “Monolithic transformers for silicon RF IC design,” 2000 IEEE International Solid-State Circuits Conference |