參考文獻 |
Reference
[1] U. Schlichtmann, “Tomorrows high-quality SoCs require high-quality embedded memories today”, in Proc. Int. Symp. Quality Electronic Design, March 2002, pp. 225.
[2] T. Yamauchi, L. Hammond, and K. Olukotun, “The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors”, in Proc. Seventeenth Advanced Research in VLSI Conference , Sept. 1997, pp. 303 – 319.
[3] K. Itoh, K. Sasaki, and Y. Nakagome, “Trends in low-power RAM circuit technologies”, in Proc. IEEE., vol. 83 , no. 4, April 1995, pp. 524 – 543.
[4] L. Benini, L. Macchiarulo, A. Macii, and M. Poncino, “Layout-driven memory synthesis for embedded systems-on-chip”, IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 10 , no. 2 , pp. 96 – 105, April 2002.
[5] R.-F. Huang, L.-M. Denq, C.-W. Wu, and J.-F. Li, “A testability-driven optimizer and wrapper generator for embedded memories”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), July 2003, pp. 53 – 56.
[6] J. Bergeron, Writing Testbenches-Functional Verification of HDL Models, Kluwer Academic Publishers, Norwell, 2000.
[7] M. Pandey and R. E. Bryant, “Formal verification of memory arrays using symbolic trajectory evaluation”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Aug. 1997, pp. 42 – 49.
[8] G. Swamy, “Formal verification of digital systems”, in Proc. Tenth Int. VLSI Design Conference, Jan. 1997, pp. 213 – 217.
[9] G. Parthasarathy, M. K. Iyer, F. Tao, L.-C. Wang, K.-T. Cheng, and M. S. Abadir, “Combining ATPG and symbolic simulation for efficient validation of embedded array systems”, in Proc. Int. Test Conf. (ITC), Oct. 2002, pp. 203 – 212.
[10] F. Tao, L.-C. Wang, K.-T. Cheng, M. Pandy, and M. S. Abadir, ”Enhanced symbolic simulation for efficient verification of embedded array systems”, in Proc. Design Automation Conf., Jan. 2003, pp. 302 – 307.
[11] S. Napper, and D. Yang, “Equivalence checking a 256 MB SDRAM”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Aug. 2001, pp. 85 – 89.
[12] N. Krishnamurthy, A. K. Martin, M. S. Abadir, and J. A. Abraham, “Validation of PowerPCTM custom memories using symbolic simulation”, in Proc. VLSI Test Symp., April-May 2000, pp. 9 – 14.
[13] D. Karlsson, P. Eles, and Z. Peng, “Formal verification in a component-based reuse methodology”, in Int. Symp. System Synthesis, Oct. 2002, pp. 156 – 161.
[14] A. J. Hu, M. Fujita, and C. Wilson, “Formal verification of the HAL S1 System Cache Coherence Protocol”, in Proc. IEEE Int. Computer Design Conference, Oct. 1997, pp. 438 – 444.
[15] S. Taylor, C. Ramey, C. Barner, and D. Asher, “A simulation-based method for the verification of shared memory in multiprocessor systems”, in Proc. IEEE/ACM Int. Computer Aided Design Conference, Nov. 2001, pp. 10 – 17.
[16] A. Pirola, “A solution for hardware emulation of non volatile memory macrocells”, in suppl. Design Automation and Test Conf. and Exhibit., Europe, 2003, pp. 262 – 266.
[17] M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990.
[18] A. J. Van De Goor, I. B. S. Tlili, and S. Hamdioui, “Converting march tests for bit-oriented memories into tests for word-oriented memories”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Aug. 1998, pp. 46 – 52.
[19] C.-Y. Wang, S.-W. Tung, and J.-Y. Jou, “On automatic-verification pattern generation for SoC with port-order fault model”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, pp. 466 – 479, April 2002.
[20] M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits , Kluwer Academic Publishers, 2000.
[21] J.-F. Li, “Efficient block-level connectivity verification algorithms for embedded memories”, IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences, vol. E87-A, no. 12, pp. 3185 - 3192, December 2004.
[22] M. K. Ganai, A. Gupta, and P. Ashar, “Verification of embedded memory systems using efficient memory modeling”, in Proc. Design Automation and Test,, Europe, 2005, vol. 2, pp.1096-1101.
[23] R. E. Bryant, “Formal verification of memory circuits by switch-level simulation” , IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 1, pp. 94 – 102, Jan. 1991.
[24] S. Hangal, D. Vahia, C. Manovit, J.-Y. J. Lu, S. Narayanan, “TSOtool: a program for verifying memory systems using the memory consistency model” in Proc. 31st Annual Int. Symp. Computer Architecture, pp. 114 – 123, June 2004. |