| 參考文獻 |
[1] Cadence Design System Corporation., Palladium Data sheet, http://www.cadence.com/datasheets/4510C_IncisivePalladium_fnl.pdf
[2] Mentor Graphics Corporation, Vstation Pro Emulator, http://www.mentor.com/vstation/vstation_pro.html
[3] IEEE, Standard 1149.1a, IEEE standard Test Access Port and Boundary-Scan Architecture, revised, 1993.
[4] Altera Corporation, Signal Tap II Embedded Logic Analyzer, http://www.altera.com/products/software/pld/design/verification/signaltap2
/sig-index.html
[5] Xilinx Corporation, Chip Scope On Chip Debug Integrated Logic Analyzer, http://www.xilinx.com/ise/verification/chipscope_pro_glance2.htm
[6] Anurag Tiwari, Karen A. Tomko, “Scan-chain Based Watch-points for Efficient Run-Time Debugging and Verification of FPGA Designs”, ASPDAC, 2003.
[7] Joshua Marantz, “Enhanced Visibility and Performance in Functional Verification by Reconstruction”, Proc. DAC’98, San Francisco, CA
[8] ITC’99 test suite, Electric CAD & Reliability Group, http://www.cad.polito.it/tools/#bench
[9] Temento Corporation, DiaLite Instrumentation for Verification on FPGAs, http://www.temento.com/solutions/fpga.php
[10] Michael L. Bushnell and Vishwani D. Agrawal, “Essentials of Electronic Testing”, Kluwer Academic Publishers, 2000.
[11] Xilinx Corporation, Readback Function, XAPP138 : Virtex Configuration and Readback, http://www.xilinx.com/ipcenter/catalog/search/reference
/xapp138_virtex_configuration_and_readback.htm
[12] Agilent Technologies, Trace Port Analyzer for On Chip Design Verification With Xilinx FPGAs, http://cp.literature.agilent.com/litweb/pdf/5988-9434EN.pdf
[13] Altera Corporation, Quartus ⅡDesign Software for Altera FPGAs, http://www.altera.com/literature/manual/intro_to_quartus2.pdf
[14] Model Technology Corporation, ModelSim 5.5 e, Simulation Software, http://www.model.com/products/se.asp
[15] Altera Corporation, Nios Development Board_APEX Edition, http://www.altera.com/literature/ds/ds_nios_board_apex_20k200e.pdf
[16] Altera Corporation, ByteBlasterMV Parallel Port Download Cable, http://www.altera.com/literature/ds/dsbytemv.pdf
[17] Integrated Device Technology, Data Sheet of 3.3 V CMOS Asynchronous SRAM, http://www1.idt.com/pcms/tempDocs/71V016_DS_6428.pdf
[18] Flottes, M. L., Pires, R., Rouzeyre, B., Volpe, L., “Scanning Datapaths: A Fast and Effective Partial Scan Selection Technique”, Design, Automation and Test in Europe, 1998.
[19] Mukherjee, D., Pedram, M., Breuer, M., “Control Strategies for Chip-based DFT/BIST Hardware”, Test Conference, 1994.
[20] Chih-Chang Lin, Marek-Sadowska, M., Lee, M. T.-C., Kuang-Chien Chen, “Cost-free Scan: A Low Overhead Scan Path Design”, Computer-Aided Design of Integrated Circuits and Systems”, 1998.
[21] Verisity Corporation, Xcite Simulation Acceleration platform, http://www.verisity.com/products/xcite.html
[22] Dong Jung Lu, “ A Snapshot Method to Provide Full Visibility for Functional Debugging Using FPGA ”, Master of Science in Electrical Engineering in the graduate division of the National Central University, June 2004.
[23] Chien-Nan Jimmy Liu, I-Ling Chen, and Jing-Yang Jou, " An Efficient Design-for-Verification Technique for HDLs ", ACM/IEEE Asia and South Pacific Design Automation Conference (EI), pp. 103-108, January 2001.
[24] Chien-Nan Jimmy Liu, " A Design-for-Verification Technique for Reducing Debugging Efforts in HDL ", the Eleventh Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI 2003), pp. 33-38, April 2003. |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit