參考文獻 |
[1] R.-F. Huang, C.-L. Su, C.-W. Wu, S.-T. Lin, K.-L. Luo, and Y.-J. Chang, “Fail Pattern Identification for Memory Built-In Self-Repair”, in Proc. 13th Asian Test Symposium. Nov. 2004, pp. 366-371.
[2] F. Karimi and F. Lombardi, “Parallel Testing of Multi-Port Static Random Access Memories for BIST”, in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Oct. 2001, pp.271-279.
[3] S. Hamdioui and A. J. van de Goor, “Efficient Tests for Realistic Faults in Dual-Port SRAMs”, IEEE Trans. on Computers, vol. 51, no. 5, May 2002, pp. 460-473.
[4] S. Hamdioui, A. J. van de Goor, D. Eastwick, and M. Rodgers, “Realistic Fault Models and Test Procedure for Multi-Port SRAMs”, in Proc. IEEE Int. Workshop, Memory Technology, Design, and Testing, Aug. 2001, pp.65-72.
[5] S. Hamdioui and A. J. van de Goor, “Efficient Tests for Realistic Faults in Dual-Port SRAMs”, IEEE Trans. on Computers, vol. 51, no. 5, May. 2002, pp. 460-473.
[6] M. Nicolaidis, V. Castro Alves, and H. Bederr, “Testing Complex Couplings in Multiport Memories”, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 3, no. 1, March 1995, pp. 59-71
[7] A. J. van de Goor and S. Hamdioui, “Fault Models and Tests for Two-Port Memories”, in Proc. 16th IEEE. VLSI Test Symposium, April 1998, pp. 401-410.
[8] S. Hamdioui, A. J. van de Goor, “Consequences of Port Restrictions on Testing Two-Port Memories”, in Proc. International Test Conference, Oct. 1998, pp. 63-72.
[9] S. W. Wood, G. F. R. Gibson, S. M. I. Adham, and B. Nadeau-Dostie, “A 5 Gb/s 9-Port Application Specific SRAM with Built-In Self Test” , in Proc. IEEE Int. Workshop on Memory Technology, Design, and Testing. Aug. 1995, pp.68-73.
[10] M. J. Raposa, “Dual Port Static RAM Testing”, in Proc. 'New Frontiers in Testing' Int. Test Conference, Sept. 1988, pp. 362-368.
[11] T. Matsumura, “An Efficient Test Method for Embedded Multi-Port RAM with BIST Circuitry”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing, Aug. 1995, pp. 62-67.
[12] C.-F. Wu, C.-T. Huang, K.-L. Cheng, C.-W. Wang, and C.-W. Wu, “Simulation Base Test Algorithm Generation and Port Scheduling for Multi-Port Memories”, in Proc. IEEE Int. Symp. Design Automation Conference, June 2001 pp.301-306.
[13] F. Karimi, S. Irrinki, T. Crosbuy, and F. Lombardi, “A Parallel Approach for Testing Multi-Port Static Random Access Memories”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing, Aug. 2001, pp. 73-81.
[14] F. Karimi, F. J. Meyer, F. Lombardi, “Random Testing of Multi-Port Static Random Access Memories,” in Proc. of the 2002 IEEE International Workshop on Memory Technology, Design, and Testing, July 2002, pp. 101-106.
[15] J. Zhao, S. Irrinki, M. Puri, and F. Lombardi, “Detection of Inter-Port Faults in Multi-Port Static RAMs”, in Proc. 18th IEEE VLSI Test Symposium. April 2000, pp. 297-302.
[16] Y. Zorian and S. Shoukourian, “Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield”, IEEE Design & Test of Computers, vol. 20, no. 3, May-June 2003, pp. 58-66.
[17] Y. Zorian, “Embedding Infrastructure IP for SOC Yield Improvement”, in Proc. Design Automation Conference, June 2002, pp. 709-712.
[18] A. J. Van De Goor, “Testing Semiconductor Memories, Theory and Practice”, Gouda, 1999.
[19] Y. Nagura, M. Mullins, A. Sauvageau, Y. Fujiwara, K. Furue, R. Ohmura, T. Komoike, T. Okitaka, T. Tanizaki, K. Dosaka, K. Arimito, Y. Koda, and T. Tada, “Test Cost Reduction by At-Speed BISR for Embedded DRAMs”, in Proc. International Test Conference, Oct. 2001 pp. 182-187.
[20] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-In Redundancy Analysis for Memory Yield Improvement”, IEEE Trans. on Reliability, vol. 52, no. 4, Dec. 2003, pp. 386–399.
[21] T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A Built-In Self-Repair Analyzer (CRESTA) for embedded DRAMs”, in Proc. International Test Conference, Oct. 2000, pp. 567-574.
[22] D. Xiaogang, S. M. Reddy, W.-T. Cheng, J. Rayhawk, and N. Mukherjee, “At-Speed Built-in Self-Repair Analyzer for Embedded Word-Oriented Memories”, in Proc. 17th International Conference on VLSI Design, 2004, pp. 895-900.
[23] K. Ilyoung, Y. Zorian, G. Komoriya, H. Pham, F.P. Higgins, and J. L. Lewandowski, “Built-In Self-Repair for Embedded High Density SRAM”, in Proc. International Test Conference, Oct. 1998, pp. 1112-1119.
[24] V. Schober, S. Paul, and O. Picot, “Memory Built-In Self-Repair using Redundant Words”, in Proc. International Test Conference, Oct. 2001, pp. 995-1001.
[25] K. Sawada, T. Sakurai, Y. Uchino, and K. Yamada, “Built-In Self-Repair Circuit for High-Density ASMIC”, in Proc. of the IEEE Custom Integrated Circuits Conference, May 1989, pp. 26.1/1-26.1/4.
[26] M. Nicolaidis, N. Achouri, and L. Anghel, “A Memory Built-In Self-Repair for High Defect Densities Based on Error Polarities”, in Proc. 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 2003, pp. 459-466.
[27] M. Nicolaidis, N. Achouri, and S. Boutobza, “Dynamic Data-bit Memory Built-In Self-Repair”, in Proc. International Conference on Computer Aided Design, Nov. 2003, pp. 588-594.
[28] M. Nicolaidis, N. Achouri, and S. Boutobza, “Optimal Reconfiguration Functions for Column or Data-bit Built-In Self-Repair”, in Proc. Automation Design and Test in Europe Conference and Exhibition, Mar. 2003. pp. 590-595.
[29] M. Nicolaidis, N. Achouri, and L. Anghel, “Memory Built-In Self-Repair for Nanotechnologies”, in Proc. the 9th IEEE On-Line Testing Symposium, July 2003, pp. 94-98.
[30] J.-F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu; “A Built-In Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy”, in Proc. International Test Conference, Sept. 2003, pp. 393-402.
[31] J. Ohtani, T. Ooishi, T. Kawagoe, M. Niiro, M. Maruta, and H. Hidaka, “A Share Built-In Self-Repair Analysis for Multiple Embedded Memories”, in Proc. IEEE Conference on Custom Integrated Circuits, May. 2001, pp. 187–190.
[32] S.-Y. Kuo and W. K. Fuchs, “Efficient Spare Allocation in Reconfigurable Arrays”, IEEE Design & Test of Computers, vol. 4, no. 1, Feb. 1987, pp. 24-31.
[33] S. Hamdioui and A. J. van de Goor, “Through Testing of Any Multiport Memory with Linear Test”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 2, Feb. 2002.
[34] C.-W. Wang, R.-S. Tzeng, C.-F. Wu, C.-T. Huang, C.-W. Wu, S.-Y. Huang, S.-H. Lin, H.-P. Wang, “A Built-In Self-Test and Self-Diagnosis Scheme for Heterogeneous SRAM Clusters”, in Proc. 10th Asian Test Symposium, Nov. 2001, pp. 103-108.
[35] S. Hamdioui, A. J. Van De Goor, “Port Interference Faults in Two-Port Memories”, in Proc. International Test Conference, Sept. 1999, pp. 1001-1010.
[36] Yuejian Wu and S. Gupta “Built-In Self-Test for Multi-Port RAMs”, in Proc. Asian Test Symposium, Nov. 1997. pp. 398 – 403.
[37] J. Ohtani, T. Ooishi, T. Kawagoe, M. Niiro, M. Maruta, and H. Hidaka, “A Shared Built-In Self-Repair Analysis for Multiple Embedded Memories”, in Proc. IEEE Conference on Custom Integrated Circuits, May 2001, pp. 187 – 190.
[38] R. Zappa, C. Selva, D. Rimondi, C. Torelli, M. Crestan, G. Mastrodomenico, L. Albani, “Micro Programmable Built-in Self Repair for SRAMs”, in Proc. International Workshop on Memory Technology, Design and Testing, Aug. 2004, pp. 72 – 77.
[39] C.-L. Su, R.-F. Huang, and C.-W. Wu, “A Processor-Based Built-In Self-Repair Design for Embedded Memories”, in Proc. Asian Test Symposium, Nov. 2003, pp. 366 – 371. |