摘要(英) |
IC product development procedure is more and more difficult with the rapid advance in manufacturing process. Current technologies can even allow analog and digital circuits in the same chip, which are called mixed-signal circuits. In order to deal with the circuit design complexity, computer-aided design tools are required to shorten the IC design process. Nowadays, these automated layout tools are fairly well developed and commercially available to digital designs. But the automated layout tools for analog circuits are still in their infancy. Analog circuit layout must consider many special constraints, such as symmetrical requirements, device matching, current density, parasitic effect, etc.. However, it is difficult to accurately estimate the parasitic effects and fix them before the layout is completed. Therefore, the layout design is more difficult in analog designs than in digital designs. In this thesis, an automation flow of OP Amplifier layout is proposed. Three common OP Amplifiers, folded cascade、current mirror and telescopic, are supported in this flow. It has been implemented using C++ program and Laker. All the generated layout can pass DRC and LVS verification.
|
參考文獻 |
[1] 羅正忠,李嘉平,鄭湘原, “半導體工程-先進製程與模擬,” 台灣培生教育出版股份有限公司, Jan. 2005.
[2] D. Long, Y. Zeng, C. Du, X. Hong, S. Dong, “A Novel Performance-Driven Automatic Layout Tool for Analog Circuit,” International Conference on Communications, Circuits and Systems, pp. 1344-1348, Jun. 2004.
[3] 趙晏廷, “運算放大器之自動化設計流程及行為模型研究,” 國立中央大學電機工程研究所碩士論文, Jul. 2006.
[4] P.-H. Lin, S.-C. Lin, “Analog Placement Based on Hierarchical Module Clustering,” IEEE/ACM Design Automation Conference, pp. 50-55, Jun. 2008.
[5] 2008年11月1日,取自http://www.springsoft.com/ch/community/springsoft-foundation。
[6] Q. Dong, S. Nakatake, “Constraint-Free Analog Placement with Topological Symmetry Structure,” Asia and South Pacific Design Automation Conference, pp. 186 - 191, Mar. 2008.
[7] L. Xiao, E.F.Y. Young, “Analog Placement with Common Centroid and 1-D Symmetry Constraints,” Asia and South Pacific Design Automation Conference, pp. 353-360, Jan. 2009.
[8] C. Du, Y. Cai, X. Hong, Q. Zhou, “A Shortest-Path-Search Algorithm with Symmetric Constraints for Analog Circuit Routing,” International Conference on ASIC, pp. 844-847, Oct. 2005.
[9] C. Du, Y. Cai, X. Hong, “A Novel Analog Routing Algorithm with Constraints of Variable Wire Widths,” International Conference on Communications, Circuits and Systems Proceedings, pp. 2459-2463, Jun. 2006.
[10] L. Zhang, U. Kleine, Y. Jiang, “An Automated Design Tool for Analog Layouts,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 881-894, Aug. 2006.
[11] C.-W. Lin, P.-D. Sue, Y.-T. Shyu, S.-J. Chang, “A Bias-Driven Approach for Automated Design of Operational Amplifiers,” IEEE International Symposium on VLSI Design, Automation & Test, pp. 118-121, Apr. 2009.
[12] C. Flynt, TCL/TK A Developer’s Guide, Morgan Kaufmann, May. 2003.
[13] 2009年6月13日,取自http://www.zh.wikipedia.org/wiki/CMOS。
[14] 2009年6月20日,取自http://www.eda-utilities.com/。
[15] 2009年6月20日,取自http://www.t-esda.org/tech/200401/index.html#fig1。
[16] 2008年11月1日,取自http://www.cic.org.tw/cic_v13/fab_services/index.jsp?menu=info。
[17] R. C. Prim, “Shortest Connecting Networks and Some Generalizations,” Bell System Technical Journal, Vol. 36, pp. 1389-1401, Nov.1957.
[18] 黃弘一, “Chapter 11 Analog Cells/Macros Layouts,” 混合訊號式積體電路佈局與分析課程講義, Jan. 2001.
|