CDV tolerance for mapping cells between ATM and physical layers

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > journal & Dissertation > Item 987654321/29329

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/29329

题名:	CDV tolerance for mapping cells between ATM and physical layers
作者:	Wu,JS;Kuo,FJ
贡献者:	電機工程研究所
日期:	1996
上传时间:	2010-06-29 20:21:56 (UTC+8)
出版者:	中央大學
摘要:	For a customer premise node with multiple terminal equipment, a multiconnection shaper is required to regulate cells toward the customer loop such that they will be treated as conforming by the enforcer at the public user network interface. However, when setting the arguments of the enforcing algorithm (e.g. generic cell rate algorithm), the cell delay variation (CDV) between shaper and enforcer must be taken into consideration. The authors calculate the CDVs for mapping cells between the ATM layer and the physical layer at the shaper and enforcer.
關聯:	ELECTRONICS LETTERS
显示于类别:	[Graduate Institute of Electrical Engineering] journal & Dissertation

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	411	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing