A double-recessed T-gate process has been successfully developed to fabricate 0.2-mum gate-length heterostructure InGaP-InGaAs doped-channel FETs (DCFETs) to increase the gate-to-drain breakdown voltage. This technology uses direct electron-beam lithograp
