低記憶體需求及效能改善的低密度同位元檢查碼解碼器架構 ; A Low Memory Demand and Performance Enhancement Architecture of LDPC Decoder

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/44785

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/44785

Title:	低記憶體需求及效能改善的低密度同位元檢查碼解碼器架構;A Low Memory Demand and Performance Enhancement Architecture of LDPC Decoder
Authors:	張競升;Jing-sheng Jhang
Contributors:	電機工程研究所
Keywords:	部分平行;低密度同位元碼;低密度同位元解碼器;LDPC code;LDPC decoder;paritally parallel
Date:	2010-08-24
Issue Date:	2010-12-09 13:55:14 (UTC+8)
Publisher:	國立中央大學
Abstract:	低密度同位元檢查(low density parity check, LDPC)解碼演算法是使用訊息傳遞(message passing)的方式進行疊代運算。在解碼效能與硬體複雜度的取捨之下，大多採用部分平行(partially parallel)架構，在此架構中記憶體(memory)被用來儲存交換的訊息。換言之，儲存元件在此架構中是不可或缺的。而記憶體的大小與檢查矩陣(parity check matrix, PCM)中 ”1” 的數目成正比。部分平行架構的兩種記憶體使用方法，共享記憶體架構與獨立型記憶體架構已普遍實現於LDPC解碼器。因為儲存單元佔據了大部分的面積，如何減少儲存單元的面積成為LDPC解碼器上一個熱門的研究課題。運用移位暫存器來做資料的取回，可減少記憶體使用量，使得整體電路面積可以下降；而運用環型位移暫存器來取代記憶體以及資料取回電路，可以提升解碼速度。本論文提出改良型架構融合兩者的優點以提高吞吐量(throughput)及減低硬體需求。實驗結果顯示，所提出來的方法實現在(3,6)規則同位元檢查矩陣，編碼長度(code length)為 1536位元(bit)，編碼率(code rate) 1/2，所提出的解碼器在操作頻率為400Mhz時，其吞吐量可達到438Mb/s。LDPC code is one of error correction codes (ECC) and widely used in digital communication systems because it has good error correcting performance for large code length. There exists a trade-off between hardware complexity and decoding efficiency on LDPC decoder. In general, partially parallel architecture is adopted for reducing the complexity of hardware implementation. Because of LDPC code decodes iteratively, storage element is necessary when designing a LDPC decoder in finite hardware cost. Since that storage element dominates the area of LDPC decoders. Reducing the area cost of memory becomes an important issue. Previous studies provided methods to lower the memory requirement and to reduce the processing unit. Lowering the memory requirement can be achieved by using registers; on the other hand, the throughput can be enhanced by using the circular shift registers. This thesis proposes an alternative architecture which takes the advantages of both approaches. The proposed architecture attempts to achieve higher throughout at moderate hardware cost. Results show that, for a (3,6)-regular parity check matrix (PCM) with code length 1536, the proposed LDPC decoder achieves a throughput of 438Mb/s at operating frequency of 400MHz.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	1720	View/Open

社群 sharing

Loading...