Dynamic frequency tracking and phase error compensation clock de-skew buffer

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/51937

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/51937

题名:	Dynamic frequency tracking and phase error compensation clock de-skew buffer
作者:	Cheng,KH;Hong,KW;Lo,YL;Wu,CL;Lee,CH
贡献者:	電機工程學系
日期:	2010
上传时间:	2012-03-28 10:11:01 (UTC+8)
出版者:	國立中央大學
摘要:	Proposed is a dynamic frequency tracking and phase error compensation clock de-skew buffer (CDSB) to reduce the clock skew between the input and output clocks of a chip. The proposed CDSB tracks the dynamic frequency in two clock cycles. Also, the CDSB utilises a fine tune circuit which is based on a cyclic rotation algorithm to compensate for the dynamic phase error. Measured results show that the operating frequencies of the CDSB are from 200 to 450 MHz. Also, the CDSB tracks the dynamic frequency in two clock cycles. The power consumption, RMS jitter, and peak-to-peak jitter of the CDSB are 9.71 mW, 2.7 ps, and 31.3 ps at 450 MHz.
關聯:	ELECTRONICS LETTERS
显示于类别:	[電機工程學系] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	427	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing