Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/51977

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/51977

Title:	Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits
Authors:	Chen,JE;Luo,PW;Wey,CL
Contributors:	電機工程學系
Date:	2010
Issue Date:	2012-03-28 10:12:22 (UTC+8)
Publisher:	國立中央大學
Abstract:	Capacitor mismatch can generally result from two sources of error: random mismatch and systematic mismatch. Random mismatch is caused by process variation, while systematic mismatch is mainly due to an asymmetrical layout and processing gradients. A common centroid structure may be used to reduce systematic mismatch errors, but not random mismatch errors. Based on the spatial correlation model, this paper formulates the placement optimization problem of analog circuits using switched-capacitor techniques. A placement with higher correlation coefficients of the unit capacitors results in a higher acceptance rate, or chip yield. This paper proposes a heuristic algorithm that quickly and automatically derives the placement of the unit capacitors with the highest, or near-highest, correlation coefficients for yield improvement. Results show that the resultant placement derived from the proposed algorithm achieves better yield improvement than that from a common centroid approach. The proposed heuristic algorithm can be applied for any arbitrary capacitor ratios, i.e., more than two capacitors.
Relation:	IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	308	View/Open

社群 sharing

Loading...