A 0.18-mu m Dual-Gate CMOS Device Modeling and Applications for RF Cascode Circuits

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/52010

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/52010

題名:	A 0.18-mu m Dual-Gate CMOS Device Modeling and Applications for RF Cascode Circuits
作者:	Chang,HY;Liang,KH
貢獻者:	電機工程學系
關鍵詞:	LOW-NOISE AMPLIFIER;LOW-POWER;P-MOSFET;10 GHZ;MIXER;DESIGN;EXTRACTION;SYSTEMS
日期:	2011
上傳時間:	2012-03-28 10:13:13 (UTC+8)
出版者:	國立中央大學
摘要:	A merged-diffusion dual-gate CMOS device model is presented in this paper. The proposed large-signal model consists of two intrinsic BSIM3v3 nonlinear models and parasitic components. The parasitic elements, including the substrate networks, the distributed resistances, and the inductances, are extracted from the measured S-parameters. In order to verify the model accuracy, a cascode configuration with the proposed dual-gate device is employed in a low-noise amplifier. The dual-gate model is also evaluated with power sweep and load-pull measurements. In addition, a doubly balanced dual-gate mixer is successfully demonstrated using the proposed model. The measured results agree with the simulated results using the proposed device model for both linear and nonlinear applications. The advanced large-signal dual-gate CMOS model can be further used as an RF sub-circuit cell for simplifying the design procedure.
關聯:	IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	1524	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing