中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/61123
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 80990/80990 (100%)
Visitors : 41269714      Online Users : 322
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/61123


    Title: 高功率微波開關及可調頻段濾波器
    Authors: 蕭宇植;Hsiao,Yu-Chih
    Contributors: 電機工程學系
    Keywords: 微波開關;高頻;高功率
    Date: 2013-07-31
    Issue Date: 2013-08-22 12:12:35 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 由於CMOS製程擁有低成本及高度積體化的優點,即便其具有崩潰電壓低及基板絕緣性差等缺點。此論文首先利用基底浮接技術、前饋電容技術、電晶體疊接技術及降低基板電阻技術來設計改善微波開關植入損耗及功率承載能力。再考慮基底及基板效應的模型來幫助提升模擬的準確性,成功的設計出一操作頻率在1.9 GHz下的高功率微波開關。
    此外並利用CMOS製程完成一具有高功率承載能力之可調頻寬低通濾波器,利用閘極偏壓來改變電晶體的工作狀態,搭配電容來設計出一具新穎性架構的可變式電容。利用模型模擬其是否能夠承受大功率的操作,搭配電感設計出一可調式低通濾波器,其具有34 dBm的功率承載能力。利用頻率響應的轉換,可以將此低通濾波器轉為帶通濾波器。此帶通濾波器具有大於36 dBm的功率承載能力及62 %的調變比例(tuning ratio)。
    最後使用氮化鎵製程來實現一具有高功率承載能力且結構簡單的可調低通濾波器,設計乃藉由串聯形式及並聯形式的可變式電容搭配串聯電感而成,在2 GHz的操作頻率下具有大於36 dBm功率承載能力且低植入損耗的可調頻寬之帶通濾波器。
    The circuits based on CMOS technology achieve the advantages of low cost and high integration capability. However, because of low breakdown voltage and poor substrate insulation, it is difficult to design the high power circuits. This research employs body-floating technique, feed-forward capacitor technique, multi-stacked FET and low-substrate resistance technique to improve the RF switch's insertion loss and power-handling capability. In order to improve CMOS models in high-power applications, this research modify the commercial BSIM3 model to consider the effects from body and substrate. So that, the high power T/R switch operating at 1.9 GHz can be designed and realized.
    In addition, the high power tunable low-pass filter is designed by using CMOS technology and by controlling the gate voltage to change the state of the transistor and combining the capacitor to design the switched capacitor. At first, power-handling capability of the switched capacitor is simulated then combines the inductor to achieve the tunable low-pass filter for a 34 dBm power handling capability. Next, the tunable low-pass filter is turned into band-pass filter. This tunable band-pass filter's power handling capability is greater than 36 dBm with tuning ratio of 62%.
    Finally, a high power tunable filter is further designed by using 0.5 μm GaN on silicon process. The tunable low pass filters are constituted by shunt type switched capacitor and series type capacitor respectively. When operating at 2 GHz, the power-handling is greater than 36 dBm with very low insertion loss.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML779View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明