English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 78852/78852 (100%)
造訪人次 : 38483453      線上人數 : 199
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/61847


    題名: 用於二維電阻串聯陣列之通道棍型繞線法;Channel Sticks Routing for a Resistor-string Array
    作者: 張宇翔;Chang,Yu-hsiang
    貢獻者: 電機工程學系
    關鍵詞: 電阻串陣列;通道繞線;導線匹配;自動化;resistor-string Array;channel routing;interconnect match;automate;TCK/TK
    日期: 2013-11-28
    上傳時間: 2014-02-13 17:52:34 (UTC+8)
    出版者: 國立中央大學
    摘要: 半導體製程的技術隨著時代的演進,使的元件尺寸微縮、彼此間距離逐漸接近,因製程變動(process variation)引發的元件不匹配與導線寄生效應的變動也隨之劇烈,此外,類比電路在設計上複雜度的提高也使其成為整體混合訊號電路設計的瓶頸,故其是否能有可靠的自動化實現將會成為提升整體電路設計之效率的關鍵點。
    電阻串聯式數位/類比轉換器電路中,串聯電阻陣列用以提供轉換電路連續參考偏壓,藉由電阻串陣列的排列與其元件間的空間相關性提昇電阻本身在抑制製程變異的能力,可以有效的降低電路的隨機誤差(random error),然而,電阻串聯式數位/類比轉換器的高精確度及電阻串陣列本身的排列擺置,皆會提高其在實體佈局、繞線上的困難度,導線寄生阻值的不一致性將會引起電路的系統誤差(systematic error),增加積分非線性誤差,在這樣的考量下,一個好的排列,若未能在實體佈局層面上自動化實現與寄生效應平衡,其終將功虧一簣,故自動化繞線與連接線(interconnect)阻值平衡已然不可或缺。
    本論文中,針對這樣的問題,首先定義串聯電阻陣列繞線問題的矩陣模型,在此模型的基礎上,我們可以確保每一條電阻間的導線均具有相同的水平、垂直金屬層分配(IC-level channel routing)、相同的VIA區塊、一致的電阻連接形式,接著我們提出一個電阻串陣列通道棍型繞線法,應用於任意排列、任意位元數之電阻串的自動化佈局、繞線上,將其實現在極度不規則的探戈行軍式蛇行、螺旋電阻陣列排法中,並平衡不同導線長度下的寄生電阻值,同時開發一個圖型使用者介面(GUI)工具,提供使用者做繞線資訊的設定
    As the evolution of the semiconductor process technology, the process variation will be more and more serious in device mismatch and wire parasitic. In addition, analog circuit design process can easily become the bottleneck in the overall SoC design process, mainly because it is much more complicated and error-prone. A reliable automation tool will become the key point to enhance the efficiency of the overall circuit design.
    For the series resistor array in resistor-string DAC, we can effectively reduce the random error by the permutation and space correlation of resistors. However, the high precision resistor string and resistor array permutation will increase the difficulty of the physical layout, and the inconsistency of the parasitic resistance will cause the circuit system error. In this consideration, if a good arrangement can not be achieved in the physical layout automation and balance parasitic effects, it will eventually fall short. So the automated routing and interconnect resistance balance has already indispensable.
    In this thesis, first, we define the matrix model of the series resistor array routing problem. On the basis of this model, we can ensure that each resistor connected wires having the same layer distribution, the same number of VIA block, and the consistent connection form. Then we propose a channel sticks routing for a resistor-string array, which applied to arbitrary permutation, any bits resistor strings automation layout and routing. Furthermore, this method will achieve in extremely irregular Tango march permutation, and balance the drastic interconnect resistance variation. While developing a graphical user interface (GUI) tool, it can provide users to set routing information, and present the parasitic resistance analysis of each wire in the overall routing clearly.
    顯示於類別:[電機工程研究所] 博碩士論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML603檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明