用於二維與三維系統晶片中記憶體之可靠度及良率改善技術;Reliability and Yield-Enhancement Techniques for Memories in 2d/3d System Chips

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 研究計畫 > Item 987654321/63058

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/63058

题名:	用於二維與三維系統晶片中記憶體之可靠度及良率改善技術;Reliability and Yield-Enhancement Techniques for Memories in 2d/3d System Chips
作者:	李進福
贡献者:	國立中央大學電機工程學系
关键词:	電子電機工程
日期:	2012-12-01
上传时间:	2014-03-17 14:18:01 (UTC+8)
出版者:	行政院國家科學委員會
摘要:	研究期間：10108~10207;With the advent integrated circuit (IC) technology, there are two major trends in the future of IC designs. One trend is to design advanced system-on-chip (SOC) following the Moore's Law. Another trend is to design a system chip with the three-dimensional integration technology using through-silicon vias (TSVs), we call the system chip as 3D IC. Undoubted, memory is a key component in either the SOC or the 3D IC. Furthermore, memories in these two types of ICs usually represent a significant portion of the chip area. Therefore, efficient reliability and yield-enhancement techniques should be developed for the memories in SOCs and 3D ICs. In this three-year project, we will develop effective test, yield-enhancement, and reliability-enhancement techniques for variation-tolerance SRAMs, 3D RAMs, and heterogeneous memories. Also, we will develop effective reliability-enhancement techniques for 3D DRAMs. Finally, we will develop a reliability and yield-enhancement design automation platform for heterogeneous memories.
關聯:	財團法人國家實驗研究院科技政策研究與資訊中心
显示于类别:	[電機工程學系] 研究計畫

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	381	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....