中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/74842
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 78852/78852 (100%)
Visitors : 38483568      Online Users : 289
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/74842


    Title: 陣列區塊排列之比率不匹配的性能指標;A Performance Metric of Ratio Mismatch for Array Block Placement
    Authors: 楊志嘉;Yang, Chih-Chia
    Contributors: 電機工程學系
    Keywords: 電容陣列區塊;系統性不匹配;綜合能力指標;Capacitance Array Block Placement;Systematic mismatch;Process Capability Index
    Date: 2017-06-01
    Issue Date: 2017-10-27 16:09:01 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 隨著半導體製程的不斷進步,製程變動造成元件之間的參數變異和不匹配越來越嚴重,出現了許多難以控制的製程變動問題。在現今多數的類比數位電路中,像是類比數位轉換器等等,性能取決於準確的電容比值,但經過製程變異後,電容比值是否又與預期設想的一樣,如何達到準確的電容比值就成了一個很重要的議題。因此,如果想使電路產生預期的理想效能表現,就必須妥善的處理電路中的不匹配。
    本論文模擬了對於電容元件各種不匹配的處理方法,從相關係數的角度出發,利用元件的空間相關特性,接著模擬了線性梯度效應、氧化層梯度效應、CMP效應和溫度的梯度效應,採用製程能力指標(Process Capability Index)評估電容擺放的好壞,可根據想抵制的效應進行更有效率的擺放,這樣就可以達到較完美的抗系統變異電容陣列,最後將系統變異和隨機變異都考量之後,可模擬出更接近真實的效應,藉由製程能力指標去評斷排列是否有符合使用者需求。
    ;As the evolution of semiconductor process technology, the process variation will be more and more serious in device mismatch and parameter variation of components. The performance of many types of analog circuits, like ADC, filter, etc., relies on the implementation of accurate capacitor array ratios. But after the process variation, the capacitance ratio is the same as expected. How to achieve the exact capacitance ratio is a very important issues. Therefore, the approach of mismatch effects becomes a critical issue for better anticipated performance.
    In this thesis simulated a method for improving mismatch of elements. In this method, we estimate capacitance placement by spatial correlation. Then simulated linear gradient、oxide gradient、CMP effect and temperature gradient. From the point of view of the correlation coefficient, Process Capability Index to assess the performance of the capacitors array. According to effect users want opposition to make effective placement, it will arrive to perfect capacitor array prevent of systematic variation. Finally, consider the systematic mismatch and random mismatch, we could get truly approaching effect, Through the process capability indicators to determine whether the placement has to meet the needs of users.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML257View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明