應用於C/X頻段互補式金氧半導體之寬頻升/降混頻器與四分之一週期之IQ發射機之研製;Implementations on Fully Integrated Wideband CMOS Up/Down Conversion Mixers and IQ Transmitter with 25%-Duty-Cycle LO Generation for C/X Band Applications

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/74955

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/74955

Title:	應用於C/X頻段互補式金氧半導體之寬頻升/降混頻器與四分之一週期之IQ發射機之研製;Implementations on Fully Integrated Wideband CMOS Up/Down Conversion Mixers and IQ Transmitter with 25%-Duty-Cycle LO Generation for C/X Band Applications
Authors:	郭品宏;Kuo, Pin-Hung
Contributors:	電機工程學系
Keywords:	寬頻;降頻器;低功耗;升頻器;IQ發射機;除頻器;四分之一週期;Wideband;Down-conversion Mixer;Low power;Up-conversion Mixer;IQ transmitter;CML;25% duty cycle
Date:	2017-08-11
Issue Date:	2017-10-27 16:12:58 (UTC+8)
Publisher:	國立中央大學
Abstract:	本論文主要分兩部份，第一部分研究接收端之C/X頻段寬頻低功耗降頻器，第一顆利用tsmcTM 0.18 µm CMOS製程，使用倍頻器電路架構取得偶次項諧波訊號，並使用汲極注入技術，降低轉換損耗實現一寬頻低功耗次諧波被動降頻器。量測結果顯示，當本地振盪功率為 10 dBm時，轉換增益為 -6.7 dB，輸入功率1-dB壓縮點為1.5 dBm，二階交互調變失真點為39.5 dBm，三階交互調變失真點為 11.9 dBm，雙邊帶雜訊指數為10.8 dB，頻寬為6-12 GHz，總直流功率消耗為3.3 mW，晶片面積為0.87 × 0.93 mm2。第二部份研究發射端之升頻器，第一顆晶片tsmcTM 0.18 µm CMOS製程，並採用被動電流模態混頻器以提高線性度之需求，並且利用電阻電容回授之差動疊接式前置驅動功率放大器將輸出功率提高，輸出端利用共振腔耦合技術設計一變壓器，實現寬頻功率匹配之效果，量測結果顯示本地振盪功率為4 dBm時，轉換增益為6.24 dB，輸出功率1-dB壓縮點為 -0.18 dBm，輸出端三階交互調變失真點為 9.6 dBm，本振埠與射頻埠之隔離度於頻帶內大於22.5 dB，3-dB頻寬為5-12.4 GHz，直流功率消耗為79.8 mW，晶片面積為1.53 × 0.95 mm2。第二顆晶片為一應用於C頻段IQ發射機，利用tsmcTM 0.18 µm CMOS製程，使用除頻器與四分之一週期產生器產生四相位本振源，並且設計一同相與正交訊號結合之電流放大器將I路與Q路訊號結合，有效抑制靜象訊號頻率，量測結果顯示本地振盪功率為10 dBm時，轉換增益為-4.67 dB，頻帶內邊通帶抑制為5.17 dBc，本振埠漏訊號抑制為-25.1 dBc。由於量測結果與模擬相差甚大，故無量測其餘大訊號參數之價值，量測之直流功率消耗為128.4 mW，晶片面積為1.61 × 1.16 mm2。 ;For supporting an ever-increasing number of cellular handset users, RF transceivers for the 5th generation of wireless communication system need to deliver the demands of broad bandwidth and high data rates. Moreover, low cost, low power consumption, and high integration are also the proliferating requirements in wireless transceiver design for next generation mobile handsets. A mixer is one of the essential sub-circuits in receivers and transmitters to complement the frequency translation. This thesis based on mixer design can mainly contains five parts, namely the motivation, two wideband mixers for C/X band applications, a quadrature transmitter for 5 GHz, and the future work. The first work in Chapter 2 is fabricated in tsmcTM 0.18 μm CMOS technology. The author applied a frequency doubler for sub-harmonic pumping technique whose local (LO) frequency is an half of the desired RF frequency. This proposed mixer is adopted passive architecture and driven by drain port, leading to improved performances in terms of power consumption, noise, linearity, and conversion loss. The experimental results are described as follow, a conversion loss of 6.7 dB, input 1-dB compression point of 1.5 dBm, an IIP2 of 39.5 dBm, an IIP3 of 11.9 dBm, and a double sideband (DSB) noise figure (NF) of 10.8 dB with 0 dBm LO drive power. Due to doubly balanced configuration, the proposed mixer achieved outstanding isolation performance of better than 30 dB. The 3-dB bandwidth is measured from 6 to 12 GHz and total dc power dissipation of 3.3 mW at 1.5-V supply. The die size is 0.87 × 0.93 mm2. The second work in Chapter 3 is implemented in tsmcTM 0.18 μm CMOS technology. For the purpose of enhanced linearity and mitigated noise, the conventional Gilbert upconversion mixer is replaced by a passive current mode mixer. In addition, a differential pair of cascode power amplifier driver with RC feedback is presented following the passive mixer to provide medium output power in the transmitter chain. By using resonator coupling technique, the transformer is successfully demonstrated and realized the wideband power matching for the previous power amplifier driver to meet the optima output power. The proposed upconversion mixer exhibits the measured conversion gain of 6.24 dB, output 1-dB compression point of -0.18 dBm and OIP3 of 9.6 dBm under the LO power of 4 dBm. The LO-to-RF isolation is better than 22.5 dB within the desired 3-dB bandwidth from 5 to 12.4 GHz. The chip consumes the dc power of 79.8 mW and occupies 1.53 × 0.95 mm2. In Chapter 4, a transmitter prototype incorporated with quadrature mixer, 25% duty-cycle LO generation, and power amplifier driver is designed and fabricated in standard 0.18 μm CMOS technology. To eliminate the side-band frequency without any integrated sideband-reject filters, a quadrature mixer, which mixes the in-phase (I) and quadrature (Q) input baseband frequency signals with in-phase and quadrature phase LO signals. The frequency divider of current mode logic is widely and practically applied to generate quadrature signals, LO_I+, LO_I-, LO_Q+, LO_Q-. Furthermore, a passive current mixer switching with 25% duty-cycle LO is presented, which improves 3 dB higher conversion gain, better NF, and the flicker noise less than that switching with 50% duty-cycle LO. The IQ transmitter demonstrates measured conversion gain of -4.67 dB, which is biased at 1.8-V and dissipates 128.4 mW. The measured LO suppression and sideband suppression are -25.1dBc and 5.17 dBc, respectively. All aforementioned measured results are under LO input power equal to 10 dBm. The die size is 1.61 × 1.16 mm2 and will be bonded to the printed-circuit board (PCB) for testing.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	210	View/Open

社群 sharing

Loading...