加強型氮化鎵電晶體之閘極電流與電容研究和長時間測量分析

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/81530

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/81530

Title:	加強型氮化鎵電晶體之閘極電流與電容研究和長時間測量分析
Authors:	蔡名彥;Tsai, Ming-Yan
Contributors:	電機工程學系
Keywords:	氮化鎵;閘極電流;閘極電容;可靠度;長時間量測
Date:	2019-08-21
Issue Date:	2019-09-03 16:00:41 (UTC+8)
Publisher:	國立中央大學
Abstract:	本論文為探討p型氮化鎵閘極氮化鋁鎵/氮化鎵高電子遷移率電晶體(HEMT)之閘極特性研究，因為p型氮化鎵提升閘極下方的能障，能有效抑制閘極電流。由過去的文獻可知，電子與電洞穿越於閘極可用熱穿越與Poole – Frenkel發射穿越來進行，因此本實驗將量測元件在不同溫度時的漏電流，觀察電流在低正偏壓、高正偏壓與負偏壓時載子的行為。發現在正偏壓時，電流會出現兩種不同的斜率，可知在高偏壓時有電洞注入並壓抑漏電流，接著估算在各偏壓時的能障值，在高正偏壓時的能障約為0.7 V。後續分析閘極電容在1MHz時隨溫度的變化，發現隨溫度上升電容值的最大值會下降且會在更高的偏壓下發生，此機制推測是跟元件閘極之蕭特基位障相關。一般來說，因閘極無絕緣層的緣故，高電子遷移率電晶體操作閘極偏壓都不超過7 V，若施加過大電壓閘極位障將承受不住載子穿越，使得閘極控制能力減弱。因此本篇論文將針對高閘極偏壓時元件的可靠度進行討論，在三種偏壓下觀察元件之存活時間，並使用韋伯分佈之數值方法推測元件在正常操作時之存活時間。之後進行變溫量測，分析在不同的溫度下，元件的可靠度與穩定度，並觀察在施加高電壓的壓力前後電流的變化，發現在高偏壓的環境下元件的臨界電壓會往負方向偏移，且經實驗驗證在崩潰後元件的閘極與源極之間會有一個電阻特性的電流路徑。 ;This thesis is to investigate the gate characteristics of p-type GaN gated AlGaN/Ga N High Electron Mobility Transistor (HEMT), because p-type GaN can improve the energy barrier under the gate, effectively suppressing the gate current. It is known from the literature that electron and hole tunneling can be performed by thermal tunneling and Poole-Frenkel emission tunneling. Therefore, this experiment will measure the leakage current of devices at different temperatures. When the current is low positive bias, high positive bias and negative bias, the behavior of the carriers are found. When the positive bias is applied, the current will have two different slopes. It is known that there is hole injection and suppression of leakage at high bias. Current, then estimate the energy barrier value at each bias voltage. The energy barrier at high positive bias is about 0.7 V. The subsequent analysis of the gate capacitance changes with temperature at 1 MHz. It is found that the maximum value of the capacitance value decreases with temperature and will be occurs at higher bias, this mechanism is presumed to be related to the Schottky barrier of the gate electrode. In general, due to the absence of an insulating layer on the gate, the gate bias of the high electron mobility transistor does not exceed 7 V. If an excessive voltage gate is applied, the carriers will not be able to withstand the traverse, resulting in weakly gate control, so this thesis will discuss the reliability of devices with high gate bias, observe the survival time of the devices under three kinds of bias, and use the numerical method of Weibull distribution to estimate the survival time of the devices during normal operation. Then, the temperature measurement was carried out to analyze the reliability and stability of the devices at different temperatures, and the change of the current before and after the high voltage stress was observed. It was found that the threshold voltage of the devices would have a negative shift in the high bias environment. Offset, and experimentally verified that there is a resistance current path between the gate and source of the device after the crash.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	230	View/Open

社群 sharing

Loading...