高速I/O是決定電子裝置間能否成功傳送資料的重要因素。而同時性邏輯轉換雜訊(Simultaneous Switching Noise)又是高速數位電路中最主要的雜訊之一。所以在本論文中，首先我們先對同時性邏輯轉換雜訊做一概略性的介紹。接下來提出一個不但可以降低同時性邏輯轉換雜訊與電路輸出振盪問題而且還能維持驅動能力的AC/DC輸出緩衝器。並將以UMC 0.35um 1P5M的數位製程，來實際驗證理論分析及輸出級電路設計技巧。經由晶片量測的結果，我們在電路輸出震盪及同時性邏輯轉換雜訊上可以分別降低60%及40%。另外，我們也提出了一套特性化流程來估算SSO(Simultaneous Switching Outputs)所需的電源/接地對的個數及其所額外增加的延遲時間。 近來，萬用串列匯流排(Universal Serial Bus, USB)已經成為個人電腦平台中相當重要的一部份。USB能允許多種週邊裝置同時接上並且即插即用。因此在此篇論文中，我們設計了一個應用於此USB系統高速模式480Mb/s頻寬的傳收器，而此USB實體層系統中包含了一個傳收器(Transceiver)，兩個封包檢出器(Envelope Detector)及一個時脈回復器(Clock Recovery)。 High-speed I/O is the key component to successfully transmit data between electronic devices. Simultaneous switching noise (SSN) or called ground bounce is one of the major noise sources in high-speed digital circuit. There are two research topics in this thesis. First we focus on the overview of SSN. We will propose an output buffer - AC/DC for reducing SSN, output signal ringing and maintain DC current capability. The test chip by using UMC 0.35um 1P5M digital process will be implemented to verify the theoretical analysis results and circuit design techniques. For example, SSO improvement from 3 to 11 for the YC2/ACDC2 cases, considering the Quiet VDD case. Measurement results show that our invention can reduce the output ringing by 60%, and VDD/GND line bounce by 40% when comparing with conventional buffers used in standard commercial cell library with 2ns rise/fall time and 40pF output loading capability. Also we propose a characterization procedure to estimate power pads for simultaneous switching outputs (SSO). The Universal Serial Bus (USB) technology is now becoming an integral part of the personal computer platform. USB is one of the first I/O ports where several types of devices can be connected simultaneously. Thus, in the second research topic, the transceiver architecture and circuit is proposed for USB2 high-speed mode with 480Mb/s bandwidth. The physical layer of USB2 consists of transceiver, two envelope detector, and clock recovery.
