A 2.5V,0.35um,2.5Gbps 傳送接收器設計;+C1899A 2.5V, 0.35um, 2.5Gbps transceiver design

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/9237

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/9237

题名:	A 2.5V,0.35um,2.5Gbps 傳送接收器設計;+C1899A 2.5V, 0.35um, 2.5Gbps transceiver design
作者:	張紹銘;Shao-Ming Chang
贡献者:	電機工程研究所
关键词:	高速;傳送接收器;信號完整;差動信號;低電壓振幅;High-Speed;transceiver;signal integrity
日期:	2001-07-12
上传时间:	2009-09-22 11:43:43 (UTC+8)
出版者:	國立中央大學圖書館
摘要:	當晶片和外界通訊時，輸入/輸出裝置是決定晶片間是否成功傳送接收的重要因素。由於製程技術的縮小使得VLSI的操作頻率和電路複雜度增加，在高速連接上串音(crosstalk)、反射(reflection)、時脈偏斜(clock skew)、接地反彈(ground bounce)現象變成非常重要的，這些現象將使得電路設計時無法符合輸入/輸出裝置要求。在本論文中有兩個主要要旨，第一，我們將焦點集中於在高速連接上信號完整(signal integrity)的概念和輸入/輸出電路的設計。其次，基於信號完整性和寄生效應(parasitics)為考量，我們將提出一個使用低電壓振幅和差動信號的傳送器和接收器。傳送器和接收器以TSMC 0.35μm 1P4M CMOS製程來實現，傳送器和接收器之間資料傳輸速率是2.5G bits/sec而且微細長片線(micro-strip line)的傳輸長度是0.5m，直流電源2.5V和1.3V提供這個裝置。 When a chip communicates with external world, I/O device is the key component to successfully transmit and receive data between chips. As operating frequency and circuit complexity of VLSI is increased due to process technologies scale-down . Crosstalk, reflection, clock skew, ground bounce become very critical in the high-speed link. These effects will prevent design from fitting the requirement of I/O device. There are two major topics in this thesis. First, we should focus on the overview of signal integrity and design of I/O circuit in the high-speed link. Secondly, base on consideration of signal integrity and parasitics. We will propose the transmitter and receiver that use low voltage swing and differential signalling. Transmitter and receiver are implemented by TSMC 0.35μm 1P4M CMOS technologies. The data transfer rate is 2.5G bits/sec and length of micro-strip line is 0.5m between transmitter and receiver. DC 2.5V and 1.3V supplies the device.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	大小	格式	浏览次数

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....