快速響應反脈衝式電鍍電源系統之研製; Design and implementation of fast response for reverse-pulse plating power system

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/9785

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9785

Title:	快速響應反脈衝式電鍍電源系統之研製;Design and implementation of fast response for reverse-pulse plating power system
Authors:	張芳林;Fang-Lin Chang
Contributors:	電機工程研究所
Keywords:	PD控制;CPLD;反脈衝式電鍍;PD control;CPLD;reverse-pulse plating
Date:	2004-07-02
Issue Date:	2009-09-22 11:56:07 (UTC+8)
Publisher:	國立中央大學圖書館
Abstract:	傳統電鍍皆使用直流電源進行，而電鍍通孔的孔壁無法達到均勻銅厚品質，且其過程相當耗電以及耗材料，因此本論文進行快速響應反脈衝式電鍍電源系統之研製，其主要目的是產生快速轉態反脈衝輸出電流，以供給電源給印刷電路板做電鍍通孔之用，使得通孔的孔內壁與板面的鍍銅厚度趨近1:1，並且可減少電鍍時間、改善電鍍之銅層品質與增加印刷電路板之產能。反脈衝式電鍍電源輸出主要是利用功率級電路-全橋式轉換器實現，並且搭配CPLD控制IC做為系統控制核心，系統控制採全數位化控制。其中控制IC內部包括PWM產生、取樣命令產生、鍵盤掃描、七段顯示器掃描以及控制演算法實現…等模組化電路。本系統中可進行反脈衝電流控制與電流時間比調變。為了得到良好的反脈衝電流響應，本論文設計一比例微分控制器來改善系統性能，進而滿足系統規格。並且透過模擬驗證控制器的可行性，再以實際硬體測試結果來驗證其效能，藉以佐證快速響應反脈衝式電鍍電源系統之可行性與實用性。在本電鍍電源系統中，具有週期性反脈衝電流輸出：正20安培/負200安培，上升時間小於100微秒(us)，因此可知，本論文所設計之系統確實可實現快速轉態反脈衝輸出電流，且可應用於印刷電路板產業。 In the traditional plating, the direct current was used to be the power supply. But the thickness of the internal wall of the plating through hole could not be plated uniformly, and the process of plating always consumed the electricity and materials. Therefore, a fast response for reverse-pulse plating power system is designed in this thesis. The purpose of this system is to produce the fast dynamic reverse-pulse output current as the plating power supply. So the ratio of copper-plating thickness between the internal wall of the plating through hole and the surface of the printed circuit board tends to one. This system also reduces the plating time, improves the copper-plating quality and increases the quantity of producing printed circuit board. The reverse-pulse plating power system is realized by the full-bridges converter. The system is fully digitalized and the control kernel of the system is implemented by CPLD. This system can control the reverse-pulse current and modulate the ratio of current time. In order to obtain a desirable current response, a proportional-derivative controller is designed to improve the system performance and then satisfy the system specification. The simulation results confirm the feasibility of the controller and the experimental results further demonstrate the dynamic performance. The output range of periodic reverse-pulse current in the experimental system is between 20 A positive and 200 A negative. The rise time is less than 100 microseconds. Therefore, this system actually can realize the fast dynamic reverse-pulse output current.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Size	Format

社群 sharing

Loading...