H.264/AVC去方塊效應濾波器之低功率架構設計及其硬體實現

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：85

、訪客IP：18.117.188.149

姓名

鍾華倉(Hua-chang Chung) 查詢紙本館藏

畢業系所

通訊工程學系在職專班

論文名稱

H.264/AVC去方塊效應濾波器之低功率架構設計及其硬體實現
(Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC)

相關論文

★ 基於區域權重之衛星影像超解析技術	★ 延伸曝光曲線線性特性之調適性高動態範圍影像融合演算法
★ 實現於RISC架構之H.264視訊編碼複雜度控制	★ 基於卷積遞迴神經網路之構音異常評估技術
★ 具有元學習分類權重轉移網路生成遮罩於少樣本圖像分割技術	★ 具有注意力機制之隱式表示於影像重建三維人體模型
★ 使用對抗式圖形神經網路之物件偵測張榮	★ 基於弱監督式學習可變形模型之三維人臉重建
★ 以非監督式表徵分離學習之邊緣運算裝置低延遲樂曲中人聲轉換架構	★ 基於序列至序列模型之 FMCW雷達估計人體姿勢
★ 基於多層次注意力機制之單目相機語意場景補全技術	★ 基於時序卷積網路之單FMCW雷達應用於非接觸式即時生命特徵監控
★ 視訊隨選網路上的視訊訊務描述與管理	★ 基於線性預測編碼及音框基頻週期同步之高品質語音變換技術
★ 基於藉語音再取樣萃取共振峰變化之聲調調整技術	★ 即時細緻可調性視訊在無線區域網路下之傳輸效率最佳化研究

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

H.264/AVC採用了調適性之內部迴路方塊效應濾波器，以去除方塊邊界的視訊雜訊並改善壓縮效率。本篇論文提出一低功率方塊效應濾波器硬體架構設計，以及採用混合且具有邊界濾波可跳過的機智濾波順序。我們採用一個四階管線式架構，用以加速去方塊雜訊效應的濾波程序，同時所提出的水平方塊邊界跳過濾波程序之架構(HESPA)，具有水平邊界跳過濾波程序的感知機制，不僅可以降低功耗，且可以節省濾波的次數，最高可達到每一個巨區塊(16 x 16) 只需100時脈。此外，我們採用一個合理的邊界濾波順序策略，在不影響標準定義的資料相關性原則之下，使用緩衝器儲存濾波中的暫存資料，以加強中間濾波過程資料的重複使用性，不僅可以增加系統的資料產出量，也可降低功耗。
模擬結果顯示，我們在FPGA上所量得的邏輯功率與Parlak的設計相比([19])，可節省超過34%的功耗。本篇架構是以0.18μm 標準元件庫，在頻率200 MHz下合成出19.8 K的邏輯閘數量，與其它文獻比較起來具有相當的硬體成本競爭優勢。

摘要(英)

An adaptive in-loop deblocking filter (DF) is standardized in H.264/AVC in order to reduce blocking artifacts and improve compression efficiency. This thesis proposes the low power DF architecture with the hybrid and intelligent edge skip filtering order. We further adopt a four-stage pipeline to boost the speed of DF process and the proposed Horizontal Edge Skip Processing Architecture (HESPA) offers an edge skip aware mechanism in filtering the horizontal edges that not only reduces power consumptions but also saves the filtering orders up to 100 clock cycles per macroblock. In addition, our architecture utilizes extra buffers to store the temporary data without affecting the standard-defined data dependency by adjusting a reasonable strategy of edge filter order to enhance the reusability of intermediate data. Then, the system throughput can be improved, and the power consumption can also be reduced.
Simulation results show that more than 34% of logic power measured in FPGA can be saved while comparing with Parlak’s design ([19]). Furthermore, the proposed architecture is implemented on 0.18μm standardized cell library, which consumes 19.8 K gates at a clock frequency of 200 MHz which is competitive in the hardware cost comparing with other state-of art literatures.

關鍵字(中)

★ H.264
★ 視訊編碼
★ 去方塊效應濾波器
★ FPGA
★ 低功率
★ 硬體實現

關鍵字(英)

★ Video Coding
★ H.264
★ Deblocking Filter
★ FPGA
★ Low Power
★ Hardware Implementation

論文目次

誌謝------------------------------------------------------I
中文摘要-------------------------------------------------II
Abstract -----------------------------------------------III
Contents ------------------------------------------------IV
List of Figures------------------------------------------VI
List of Tables-----------------------------------------VIII
List of Equations---------------------------------------IX
Chapter 1 Introduction-----------------------------------1
1.1 Introduction-----------------------------------------1
1.2 Motivation-------------------------------------------4
1.3 Organization of this Thesis--------------------------5
Chapter 2 Deblocking Filter Algorithm--------------------6
2.1 Deblocking Filter Order ------------------------------6
2.2 Boundary Strength------------------------------------9
2.3 Deblocking Filer Algorithm---------------------------12
2.3.1 Filtering Condition--------------------------------12
2.3.2 De-blocking Filtering Algorithm--------------------13
Chapter 3 Related Work-----------------------------------21
3.1 Pipeline and non-pipeline Architectures--------------21
3.2 Edge Filter Order------------------------------------23
3.3 1D and 2D Filtering Architectures--------------------27
3.4 Left and Upper Memory and Transposition Buffer-------30
3.5 Design Considerations--------------------------------32
Chapter 4 Proposed Architecture--------------------------34
4.1 Proposed Block Diagram of DF Architecture -----------34
4.2 Proposed Edge Filter Order---------------------------36
4.3 Memory Allocation and Transposition Buffer Usage-----41
4.4 Proposed 4-Stage Pipeline Filtering------------------46
4.5 Propose Horizontal Edge Skip Processing Architecture-49
4.6 Key components for Proposed Hardware Architecture----51
Chapter 5 Design Flow and Verification-------------------53
5.1 Design Flow and Development Tools--------------------53
5.1.1 Design Flow and Development Tools------------------53
5.1.2 FPGA Design----------------------------------------55
5.2 Test Bench for Simulation----------------------------59
5.3 Verification Method----------------------------------65
Chapter 6 Experimental Results and Performance Evaluation67
6.1 Statistics of Deblocking Filter Algorithm Cases------67
6.2 Statistics of Boundary Strength----------------------72
6.3 Synthesis Results and Comparison --------------------79
6.4 Power Analysis ---------------------------------------81
6.4.1 Power Estimation by Xilinx XPower tool-------------81
6.4.2 Power Comparisons---------------------- -----------83
6.4.3 Power Analysis on HESPA----------------------------86
6.5 Performance Evaluations ------------------------------88
Chapter 7 Conclusions and Future Work--------------------90
References-----------------------------------------------92

參考文獻

[1]Final Draft International Standard of Joint Video
Specification (ITU-T Rec. H.264/ISO/IEC 14496-10 AVC),
Mar. 2003.
[2]T. Wiegand, G. Sullivan, G. BjOntegaard, and A.
Luthra, "Overview of the H.264/AVC Video Coding
Standard," IEEE Trans. Circuits Syst. 2003.
[3]P. List, A. Joch, J. Lainema, G. Bjontegaard, and M.
Karczewicz, "Adaptive deblcoking filter," IEEE Trans.
On Circuits and Syst. Vol. 13, No.7, pp. 614-619, July
2003.
[4]J. Rabaey, "Low-Power Silicon Architectures for
Wireless Communication," Asia and South Pacific Design
Automation Conference, pp.379-380, 2000.
[5]Joint Video Team (JVT) Reference software JM-15.1,
http://iphome.hhi.de/suehring/tml/
[6]Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H.
Chang, and L.G. Chen, “Architecture design for
deblocking filter in H.264/JVT/AVC,” in Proc. IEEE
Int. Conf. Multimedia Expo, vol. 1, pp.693-696, July
2003.
[7]G. Khurana, A. A. Kassim, T.P. Chua and M.B. Mi, “A
pipelined Hardware implementation of in-loop deblocking
filter in H.264/AVC,” IEEE Trans on Consumer
Electronics, Vol. 52, No. 2, pp. 536 – 540, May 2006.
[8]S. H. Lee and H. J. Lee, “A Pipelined Hardware
Architecture of an H.264 Deblocking Filter with an
Efficient Data Distribution,” JOURNAL OF SEMICONDUCTOR
TECHNOLOGY AND SCIENCE, Vol.6, No.4, pp. 227-233,
DECEMBER, 2006.
[9]Q. Chen, W. Zheng, J. Fang, K. Luo, B. Shi, M. Zhang
and X. Zhang, " A pipelined hardware architecture of
deblocking filter in H.264/AVC," Communications and
Networking in China, China Com 2008, Third
International
Conference on Digital Object Identifier, pp. 815 –819,
2008.
[10]K. Xu and C. S. Choy “A Five-Stage Pipeline, 204
Cycles/MB, Single-Port SRAM-Based Deblocking Filter for
H.264/AVC,” IEEE Trans. On Circuits and Syst. For
Video Technology, Vol. 18, No. 3, pp.363-374, March
2008.
[11]F. Tobajas, G.M. Callico, P.A. Perez, V. de Armas and
R. Sarmiento, “An Efficient Double-Filter Hardware
Architecture for H.264/AVC Deblocking Filtering, ”
IEEE Trans on Consumer Electronics, Vol. 54 , No. 1,
Feb. 2008.
[12]Y. C. Lin and Y. L. Lin, “A Two-Result-per-Cycle
Deblocking Filter Architecture for QFHD H.264/AVC
Decoder,” IEEE Trans on VLSI Systems, Vol. 17, No. 6,
June 2009.
[13]H. Loukil, A. Ben Atitallah and N. Masmoudi,
“Hardware architecture for H.264/AVC deblocking filter
algorithm,” 2009 6th International Multi-Conference
on Systems, Signals and Devices, pp. 1 – 6, 2009.
[14]T. H. Tsai and Y. N. Pan, “High efficient H.264/AVC
deblocking filter architecture for real-time QFHD,”
IEEE Trans on Consumer Electronics, Vol. 55, No. 4,
pp. 2248 – 2256, Nov. 2009.
[15]S. Y. Shih, C. R. Chang, and Y. L. Lin, “An AMBA-
compliant deblocking filter IP for H.264/AVC,” IEEE
International Symposium on Circuits and Systems, ISCAS
2005, vol. 5, pp. 4529–4532, May 2005.
[16]S. Y. Shih, C. R. Chang and Y. L. Lin, “A Near
Optimal Deblocking Filter for H.264 Advanced Video
Coding, ” In Proc. IEEE ASP-DAC, pp. 170-175, Jan.
2006.
[17]N. T. Ta, J. Youn, H. Kim, J. Choi and S. Han, “Low-
power high-throughput deblocking filter architecture
for H.264/AVC,” International Conference on
Electronic Computer Technology, 2009.
[18]http://www.xilinx.com/support/documentation/data_sheets
/ds031.pdf
[19]M. Parlak and I. Hamzaoglu, “Low power H.264
deblocking filter hardware implementations,” IEEE
Trans on Consumer Electronics, Vol. 54, No. 2, pp.
808 – 816, May 2008.
[20]Xilinx XPower Tutorial,
http://reliability.ee.byu.edu/power/xpower.htm
[21]B. Sheng, W. Gao, and D. Yu, “An implemented
architecture of deblocking filter for H.264/AVC,” in
Proc. Int. Conf. Image Process., vol. 1, pp. 24–27,
Oct.2004.
[22]C. C. Cheng, T. S. Chang, and K. B. Lee, “An in-place
architecture for the deblocking filter in H.264/AVC,”
IEEE Trans. Circuits Syst. II,Exp. Briefs, vol. 3, no.
7, pp. 530–534, Jul. 2006.
[23]T. M. Liu, W. P. Lee, T. A. Lin, and C. Y. Lee, “A
memory-efficient deblocking filter for H.264/AVC video
coding,” IEEE International Symposium on Circuits and
Systems, ISCAS 2005, vol. 3, pp. 2140–2143, May 2005.
[24]K. Y. Min and J. W. Chong, “A memory and performance
optimized architecture of deblocking filter in
H.264/AVC,” in Proc. Int. Conf. Multimedia Ubiquitous
Eng., pp. 220–225, Apr. 2007.
[25]B. J. Kim, J. I. Koo, M. C. Hong, and S. Lee, “Low-
Power H.264 Deblocking Filter Algorithm and Its SoC
Implementation,” PSIVT 2006,LNCS 4319,pp.771-779,2006.

指導教授

張寶基(Pao-Chi Chang)

審核日期

2010-7-14

推文