鋁電極電阻式隨機存取記憶體單胞元之製作與特性研究

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：116

、訪客IP：3.145.52.182

姓名

劉凱元(Kai-yuan Liu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

鋁電極電阻式隨機存取記憶體單胞元之製作與特性研究
(Fabrication and Characteristics of Resistive Random Access Memory Cells with Al Electrodes)

相關論文

★ 金屬-半導體-金屬光偵測器的特性	★ 非晶質氮化矽氫基薄膜發光二極體與有機發光二極體的光電特性
★ 具非晶質n-i-p-n層之氧化多孔矽發光二極體的光電特性	★ 低漏電流與高崩潰電壓大面積矽偵測器製程之研究
★ 具自行對準凹陷電極1x4矽質金屬-半導體-金屬光偵測器陣列的特性	★ 非晶矽射極異質雙載子電晶體與有機發光二極體的特性
★ 吸光區累崩區分離的累崩光二極體	★ 蕭特基源/汲極接觸的反堆疊型非晶質矽化鍺薄膜電晶體
★ 矽晶圓上具有隔離氧化層非晶質薄膜發光二極體之光電特性	★ 具非晶異質接面及溝渠式電極之矽質金屬-半導體-金屬光偵測器的暗電流特性
★ 非晶矽/晶質矽異質接面矽基金屬-半導體-金屬光檢測器與具非晶質無機電子/電洞注入層高分子發光二極體之研究	★ 具非晶質矽合金類量子井極薄障層之高靈敏度平面矽基金屬–半導體–金屬光檢測器
★ 具蕭特基源/汲極的上閘極型非晶矽鍺與多晶矽薄膜電晶體	★ 大面積矽偵測器的製程改良與元件設計
★ 具組成梯度能隙非晶質矽合金電子注入層與電洞緩衝層的高分子發光二極體	★ 非晶質吸光區與累增區分離之類超晶格累崩光二極體

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

非揮發性記憶體在現今社會中扮演非常重要的角色，幾乎在任何消費性電子產品中皆為不可或缺的記憶元件。現今最普遍的非揮發性記憶體元件為快閃記憶體，但隨著半導體元件的微縮，快閃記憶體的穿隧介電層的厚度將隨之下降，導致漏電現象嚴重而無法滿足記憶功能。「電阻式記憶體」由於結構簡單，存取速度快，以及省電的特性，被認為是最有可能成為下一個世代的非揮發性記憶體元件之一。
本論文採用的電阻式記憶體的結構為金屬/絕緣層/金屬的結構，相當適合利用當前積體電路的後段製程技術來進行製作，可將記憶體元件製作於通孔之中。本實驗使用後段製程常用的金屬鋁做為電極，並且使用常見的高介電係數材料氧化鋁做為絕緣層，來探討其記憶功能、特性及其面對將來微縮的潛力，實驗結果發現在單極操作下具有非揮發記憶特性，且有高的高低電阻比值以及良好的微縮特性，且由於製程完全使用現階段積體電路製程技術，所以具有商業化量產的可能性。

摘要(英)

Non-volatile memory (NVM) plays a vital role in modern society, and it is essential in almost every consumer electronic products. The most prevalent NVM used nowadays is flash memory. However, with the scaling down of semiconductor device, tunneling oxide thickness is also going down, which leads to a severe leakage of storage charge, and unable to satisfy the memory requirement. Resistive random access memory (RRAM) is considered one of the most promising one to become next-generation NVM device due to its simple structure, fast program/erase speed, and low power consumption.
Owing to its metal/insulator/metal structure, RRAM is suitable to be fabricated by utilizing modern integrated-circuit back-end-of–line technology, and buried into via. In this thesis, the RRAM was fabricated by using Aluminum, which is a common interconnect material in back-end process , as its top and bottom electrode, and Al2O3, which is a high-K material in semiconductor technology, as its insulator layer, Its memory capability, characteristics and scaling potential are investigated in this study, and the experiment result shows that the non-volatile memory characteristic was obtained under unipolar operation with good high/low resistance ratio and scaling potential. Since its fabrication process is fully compatible with modern VLSI technology, Al/Al2O3/Al RRAM device may have the possibility to be commercialized in the near future.

關鍵字(中)

★ 電阻式隨機存取記憶體

關鍵字(英)

★ RRAM
★ resistive switching
★ Al electrodes
★ non-volatile memory
★ NVM

論文目次

Chapter 1 Introduction-----------------------------------1
1-1 Introduction to Non-Volatile Memory---------------1
1-1.1 Magnetoresistive Random Access Memory (MRAM)----4
1-1.2 Ferroelectric Random Access Memory (FRAM)-------5
1-1.3 Phase Change Random Access Memory (PRAM)--------8
1-1.4 Resistive Random Access Memory (RRAM)----------11
Chapter 2 Physics and Operations of RRAM----------------15
2-1 Mechanisms of Carrier Transport in RRAM----------15
2-2 Mechanisms of Resistive Switching in RRAM--------19
2-3 Operation Modes of RRAM--------------------------24
Chapter 3 Experimental Process and Details--------------26
3-1 Fabrication Flow of Al/Al2O3/Al RRAM-------------26
3-2 Processes----------------------------------------29
Chapter 4 Results and Discussion------------------------31
4-1 AFM Topography of Al2O3 Switching Layer----------31
4-2 Current-Voltage Characteristics------------------32
4-3 Carrier Transport and Resistance Switching
Mechanisms---------------------------------------39
Chapter 5 Conclusion------------------------------------42
References----------------------------------------------44

參考文獻

[1] BCC Research, “Non-Volatile Memory Markets SMC060A, Jul. 2005
[2] International Technology Roadmap for Semiconductor, “ITRS Report 2008 Update,” 2008
[3] J. M. Slaughter, “Recent Advances in MRAM Technology,” Device Research Conference, pp. 245-246, 2007
[4] A. Sheikholeslami and P. G. Gulak, “A Survey of Circuit Innovations in Ferroelectric Random-Access Memories,” Proceedings of the IEEE, Vol. 88, No. 5, pp. 667-689, May 2000
[5] R. E. Jones, Jr., “Ferroelectric Nonvolatile Memories for Embedded Applications,” Custom Integrated Circuits Conference Proceedings of the IEEE, pp. 431-438, 1998
[6] S. Lai, “Current Status of the Phase Change Memory and its Future,” IEEE IEDM Tech. Dig., pp. 10.1.1-10.1.4, Dec 2003
[7] G. H. Koh, Y. N. Hwang, S. H. Lee, S. Y. Lee, K. C. Ryoo, J. H. Park, Y. J . Song, S. J. Ahn, C. W. Jeong, F. Yeung, Y. T. Kim, J. B. Park, G. T. Jeong, H. S. Jeong and K. Kim, “PRAM Process Technology,” IEEE International Conference on Integrated Circuit Design and Technology, pp.53-57, 2004
[8] K. Green, “A Memory Breakthrough,” Technology Review, Feb. 2008
45
[9] M. D. Lee, C. H. Ho, C. K. Lo, T. Y. Peng, and Y. D. Yao, “Effect of Oxygen Concentration on Characteristics of NiOx-Based Resistance Random Access Memory” IEEE Trans. Magnetics, Vol. 43, No. 2, pp. 939-942, Feb. 2007
[10] D. L. Lewis and H. S. Lee, “Architectural Evaluation of 3D Stacked RRAM Caches,” 3D System Integration IEEE Conf., pp.1-4, 2009
[11] W. W. Zhuangl, W. Pan, B. D. Ulrich, J. J. Lee, L. Stecker, A. Burmaster, D. R. Evans, S. T. Hsul, M. Tajiri, A. Shimaoka, K. Inoue, T. Naka, N. Awaya, K. Sakiyama, Y. Wang, S. Q. Liu, N. J. Wu3, and A. Ignatiev, “Novel Colossal Magnetoresistive Thin Film Nonvolatile Resistance Random Access Memory (RRAM),” IEEE IEDM Dig., pp. 193-196, 2002
[12] S. M. Sze, “Physics of Semiconductor Devices 2nd Edition,” 1983
[13] C. Cagli, D. Ielmini, F. Nardi and A. L. Lacaita, “Evidence for Threshold Switching in the Set Process of NiO-based RRAM and Physical Modeling for Set, Reset, Retention and Disturb Prediction,” IEEE IEDM , pp.1-4, 2008
[14] R. Waser, and M. Aono, “Nanoionics-based Resistive Switching Memories,” Nature Materials, Vol. 6, pp. 833-840, 2007
[15] H. Koyama, M. Konagai, Y. Hosoi, K. Ishihara, S. Ohnishi, and N. Awaya, “TiO2 Anatase Nanolayer on TiN Thin Film Exhibiting High-Speed Bipolar Resistive Switching”, Appl. Phys. Lett. Vol. 89, 223509, Nov 2006
[16]. A. Sawa, T. Fujii, M. Kawasaki, and Y. Tokura, “Hysteretic current–voltage characteristics and resistance switching at a rectifying Ti/Pr0.7Ca0.3MnO3 interface” Appl. Phys. Lett. Vol. 85, 4073, Sep. 2004
[17] C. Schindler, S. Chandran, P. Thermadam, R.r Waser and M. N. Kozicki, “Bipolar and Unipolar Resistive Switching in Cu-Doped SiO2,” IEEE Trans. Electron Devices, Vol. 54, No. 10, pp. 2762-2768, Oct. 2007
[18] G. Dai, H. Wolff, F. Pohlenz, and H. U. Danzebrink, “A Metrological Large Range Atomic Force Microscope with Improved Performance,” Rev. Sci. Instrum., Vol. 80, 043702, Apr. 2009
[19] B. Gao, H. W. Zhang, S. Yu, B. Sun, L. F. Liu, X. Y. Liu, Y. Wang, R. Q. Han, J. F. Kang, B. Yu and Y. Y. Wang, “ Oxide-Based RRAM: Uniformity Improvement Using A New Material-Oriented Methodology,” IEEE Symposium VLSI Technology, pp. 30-31, June. 2009
[20] H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, and M.-J. Tsai, “Low Power and High Speed Bipolar Switching with A Thin Reactive Ti Buffer Layer in Robust HfO2 Based RRAM,” IEEE International Electron Devices Meeting, pp.1-4, Dec. 2008
[21] S. Seo, M. J. Lee, D. H. Seo, S. K. Choi, D.-S. Suh, Y. S. Joung, and I. K. Yoo, “Conductivity switching characteristics and reset currents in NiO films,” Appl. Phys. Lett. Vol. 86, 095093, Feb. 2005
[22] H. A. Fowler, J. E. Devaney and J. G. Hagedorn, “Growth Model for Filamentary Streamers in an Ambient Field,” IEEE Trans. Dielectrics and Electrical Insulation,” Vol. 10, No. 1, Feb. 2003
[23] D. W. Fan, “Development of InAs/AlSb Metal Oxide Semiconductor HEMT,” Master Thesis, National Central Universality, 2009

指導教授

洪志旺(Jyh-wong Hong)

審核日期

2010-7-16

推文