具備內建樣板之鎖相迴路佈局自動化軟體

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：96

、訪客IP：18.117.73.131

姓名

許家綾(Chia-Ling Hsu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

具備內建樣板之鎖相迴路佈局自動化軟體
(A Template-Based Layout Automation Tool for PLL Circuits)

相關論文

★ 運算放大器之自動化設計流程及行為模型研究	★ 高速序列傳輸之量測技術
★ 使用低增益寬頻率調整範圍壓控震盪器之1.25-GHz八相位鎖相迴路	★ 類神經網路應用於高階功率模型之研究
★ 使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究	★ 以回填法建立鎖相迴路之行為模型的研究
★ 高速傳輸連結網路的分析和模擬	★ 一個以取樣方式提供可程式化邏輯陣列功能除錯所需之完全觀察度的方法
★ 抑制同步切換雜訊之高速傳輸器	★ 以行為模型建立鎖相迴路之非理想現象的研究
★ 遞迴式類神經網路應用於序向電路之高階功率模型的研究	★ 用於命題驗証方式的除錯協助技術之研究
★ Verilog-A語言的涵蓋率量測之研究	★ 利用類神經模型來估計電源線的電流波形之研究
★ 5.2GHz CMOS射頻接收器前端電路設計	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

因為IC內部電晶體數目快速的成長，單一晶片中已經可以容納完整的電路系統，包含數位及類比電路。在混合訊號的設計中，因為外在環境訊號是連續的關係，所以類比部分是無法避免的。目前數位電路的自動化軟體工具已經發展得相當成熟，然而，類比混合訊號自動化設計工具並不是相當常見，主要是因為類比電路非常敏感，很難實現最佳化的工具。因此，類比電路設計往往成為整個混和訊號SOC發展的瓶頸。
佈局的擺置對於類比及混合訊號IC電路效能有很大的影響，因此擺置的結果非常重要。為了得到高效能的電路佈局，必須考慮許多佈局擺置的特殊限制，這也是為什麼類比電路佈局還無法完全自動化的原因。至今類比電路大都還是由工程師手工佈局為主，需要花相當多時間才能完成整個設計。因此要加速整個設計過程，輔助設計工具是不可或缺的。本論文是以一個鎖相迴路為實驗電路，提出一個自動化佈局設計工具。此工具支援特別的佈局限制及使用者提供的佈局樣板。整套流程已經以C++及Tcl/Tk程式語言實現，且自動化佈局的過程能在Laker環境下執行。本論文之自動化佈局工具，產生之佈局不僅可成功的通過DRC與LVS的驗證，Post-layout的模擬結果也能達到預期的電路效能。

摘要(英)

Due to the fast growth of IC capacity, all of the circuits in a system can be integrated into a single chip, including digital and analog parts. The analog portion in the mixed-signal design is inevitable due to the nature of continuous signals in the external environment. Up to now, CAD tools in digital domain have been well developed. However, analog CAD tools are still not popular yet because analog circuits are very sensitive and hard to optimize. As a result, analog circuits become the bottleneck for the mixed-signal SOC design.
In analog and mixed-signal IC layout, the placement phase is very critical because the quality of the resulting placement has great impacts on circuit performance. To obtain high-performance layout, we must consider many special layout constraints. That’s why the layout of analog circuit is far from automation. Most of analog circuit layouts are still manual which takes large amount of time to complete the whole design process. In this paper, we present an automatic layout design system for PLL circuits. Special layout constraints and user-provided layout template are support in our work. With the implemented C/C++ and Tcl/Tk programs, the layout automation process can be achieved in the Laker environment. The generated layout can pass DRC and LVS verification. The post-layout simulations also show a good consistency to the predicted performance, which demonstrates the success of this work.

關鍵字(中)

★ 類比電路自動化佈局

關鍵字(英)

★ analog layout automation

論文目次

摘要 i
第 1 章緒論 1
1.1 研究動機 1
1.2 類比自動化佈局工具 3
1.3 問題定義 5
1.4 論文組織 6
第 2 章背景知識 7
2.1 類比電路佈局議題 7
2.1.1 匹配(matching) 7
2.1.2 對稱(symmetry) 10
2.1.3 相近(proximity) 12
2.1.4 階層式類比電路之擺置 12
2.1.5 防護環(guard ring) 14
2.1.6 虛設單元(dummy cell) 15
2.2 佈局平面規劃(floorplan)表示方式 16
2.3 鎖相迴路架構及理論[31] 18
2.3.1 相位頻率偵測器(PFD) 19
2.3.2 充電幫浦(CP) 21
2.3.3 迴路濾波器(LPF) 22
2.3.4 壓控掁盪器(VCO) 22
2.3.5 除頻器(FD) 23
第 3 章佈局流程介紹 24
3.1 佈局環境介紹 25
3.2.1 Laker軟體 25
3.2.2 Tcl/Tk 語法 26
3.2 如何使用Laker產生所需元件 26
3.3.1 電晶體 26
3.3.2 電阻 30
3.3.3 電容 33
3.3.4 防護環(guard ring) 34
3.3 擺放(placement) 36
3.4.1 相位頻率偵測器(PFD) 38
3.4.2 充電幫浦(CP) 40
3.4.3 迴路濾波器(LPF) 44
3.4.4 環形振盪器(VCO) 45
3.4.5 除頻器(FD) 48
3.4 繞線(routing) 49
3.5.1 電晶體命名方式 49
3.5.2 自動繞線 52
第 4 章實驗結果 56
4.1 佈局結果與驗證 56
4.2 實驗數據 59
第 5 章結論與未來研究方向 60
參考資料 61

參考文獻

[1]林高伸,”奇普士的異想世界,” 國立交通大學, 2011年04月01日
[2]D. Long, Y. Zeng, C. Du, X. Hong, S. Dong, “A Novel Performance-Driven Automatic Layout Tool for Analog Circuit,” International Conference on Communications, Circuits and Systems, pp. 1344-1348, Jun. 2004.
[3]Z. Liu, L. Zhang,“A Performance-Constrained Template-Based Layout Retargeting Algorithm for Analog Integrated Circuits,” 15th Asia and South Pacific , Design Automation Conference (ASP-DAC), 2010
[4]G. Jerke, J. Lienig” Constraint-driven Design — The Next Step Towards Analog Design Automation,” International Symposium on Physical Design - ISPD , pp. 75-82, 2009
[5]Lihong Zhang, Ulrich Kleine, and Yingtao Jiang,” An Automated Design Tool for Analog Layouts,” IEEE transactions on very large scale integration (vlsi) systems, vol. 14, no. 8, august 2006
[6]J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley,“KOAN/ANAGRAM II: New tools for device-level analog placement androuting,” IEEE J. Solid-State Circuits, vol. 26, pp. 330-342, Mar. 1991.
[7]K. Lampaert, G. Gielen, and W. Sansen, “Analog Layout Generation for Performance and Manufacturability, “ Boston, MA: Kluwer, 1999.
[8]N. Jangkrajarng, S. Bhattacharya, R. Hartono, and C. Shi, “IPRAIL—Intellectual property reuse-based analog IC layout automation,” Integration. VLSI J., vol. 36, no. 4, pp. 237–262, Nov. 2003.
[9]林柏宏, “階層式類比電路之擺置,” 國立台灣大學電機資訊學院電子工程學博士論文, June. 2009.
[10]P.-H. Lin, S.-C. Lin, “Analog Placement Based on Hierarchical Module Clustering,” IEEE/ACM Design Automation Conference, pp. 50-55, Jun. 2008.
[11]Springsoft® Laker®，取自http://www.springsoft.com/ch/community/springsoft-foundation。
[12]黃弘一,”Ch03-Analog Layout Consideration,”混合訊號積體電路佈局與分析課程講義，Jan.2001.
[13]M. Eick, M. Strasser, H. Graeb, U. Schlichtmann,”Automatic Generation of Hierarchical Placement Rules for Analog Integrated Circuits,” ISPD’10, March 14–17, 2010
[14]L. Xiao, E.F.Y. Young, “ Analog Placement with Common Centroid and 1-D Symmetry Constraints,” Asia and South Pacific Design Automation Conference, pp. 353-360, Jan. 2009.
[15]S.Bhattacharya, N.Jangkrajarng, C.J.R. Shi,” Multilevel Symmetry-Constraint Generation for Retargeting Large Analog Layouts,” IEEE transactions on computer-aided design of integrated circuits and systems, vol. 25, no. 6, june 2006
[16]L. E. Han,”CMOS Transistor Layout KungFu,”2005
[17]黃弘一,”Ch06-Ch07,”混合訊號積體電路佈局與分析課程講義，Jan.2001.
[18]F. Balasa and K. Lampaert. ”Symmetry within the Sequence-Pair Representation in the Context of Placement for Analog Design,” IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2000.
[19]Y-x. Pang, F. Balasa, K. Lampaert and C-K Cheng, “Block Placement with Symmetry Constraints based on the O-tree Nonslicing Representation. ,”Proceedings of the 37th ACMlIEEE Design Automation Coriference, pages 464-467, 2000
[20]F. Balasa, S.-C Maruvada and K.Krishnamoorthy, “On the Exploration of the Solution Space in Analog Placement with Symmetry Constraints,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2): 177-191, 2004.
[21]J. Liu, S. Dong, Y. Ma, D. Long, X. Hong. “Thermal-driven Symmetry Constraint for Analog Layout with CBL epresentation.” IEEE Asia South Pacific Design Automation onference, pp. 191-196, 2007.
[22]Y-C Chang, Y-W Chang, G-M Wu, and S-W Wu. “B*-trees: A new representation for non-slicing floorplans.” In ACM/IEEE Design Automation Conference (DAC), volume 37, pages 458–463, 2000.
[23]Q. Ma, E. F. Y. Yong, and K. P. Pun. “Analog placement with ommon centroid constraints.” In IEEE/ACM nternational Conference on Computer-Aided Design (ICCAD), November 2007.
[24]L. Zhang anad C-J R Shi and Y Jiang. “Symmetry-Aware Placement ith Transitive Closure Graphs for Analog Layout Design.” IEEE Asia outh Pacific Design Automation Conference, 2008.
[25]Q. Ma, L. Xiao, Y.-C. Tam, and E. F. Y. Young “simultaneous Handling Of Symmetry, Common Centroid, And General Placement Constraints,” IEEE transactions on computer-aided design of integrated circuits and systems, vol. 30, no. 1, january 2011
[26]J-M Lin and Y-W Chang. “Tcg-s: Orthogonal coupling of padmissible representations for general floorplans.” IEEE Transactions on Computer-Aided Design of Circuits and Systems, 23(6):968–980, June 2004.
[27]P -H. Lin and R-C Lin, “ Analog Placement based on Novel Symmetry Island Formulation. “ Proceedings. Design Automation Conference, pp. 465-470, 2007.
[28]Y.-C. Tam, E.F. Y. Young, and C. Chu. “Analog placement with symmetry and other placement constraints.” In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), November 2006.
[29]R.C.-López, O.Guerra, E.Roca, and F.V.Fernández “An Integrated Layout-Synthesis Approach for Analog ICs “IEEE transactions on computer-aided design of integrated circuits and systems, vol. 27, no. 7, july 2008
[30]J.D. Conway ,G.G. Schrooten,” An Automatic Layout Generator for Analog Circuits,” Proc. [3rd] European Conference, Design Automation, 1992.
[31]劉深淵,”鎖相迴路,” 滄海出版社，2006.
[32]C. Flynt, M. Kaufmann “TCL/TK A Developer’s Guide,” May. 2003.
[33]Rick, “TCL Tutorial 基本語法與指令,” 2003
[34]高雄應用科技大學,IC Layout 教師研習營課程講義,2009
[35]2011年6月，取自F. Maloberti, “Layout of Analog CMOS IC,”
[36]2011年6月，取自CIC教育訓練手冊
[37]R. C. Prim, “Shortest Connecting Networks and Some Generalizations,” Bell System Technical Journal, Vol. 36, pp. 1389-1401, Nov.1957.
[38]The User Guidelines for Dummy OD/PO/Metal Pattern Generation Utility with Calibre in TSMC 0.18um Process, CIC-CIS-2007-MA24_P_v1.0

指導教授

劉建男(Chien-Nan Liu)

審核日期

2011-7-28

推文