參考文獻 |
[1] R. K. Ulrich and L. W. Schaper, “Integrated Passive Component Technology ”: Wiley, 2003.
[2] 蘇炫銘, “整合式被動元件之特性分析與應用 ” 碩士論文, 國立高雄大學, 2007.
[3] 翁敏航, “射頻被動元件設計,” 東華書局, 2006.
[4] 李采慈, “薄膜製程射頻被動元件設計,” 碩士論文, 國立中央大學, 2009.
[5] L. Chi-Hsien and C. Hong-Yeh, “A High Efficiency Broadband Class-E Power Amplifier Using a Reactance Compensation Technique,” IEEE Microwave and Wireless Components Letters, vol. 20, no. 9, pp. 507-509, Sep. 2010.
[6] S. Yonghoon, L. Sungho, E. Cho, L. Jaejun, and N. Sangwook, “A CMOS Class-E Power Amplifier With Voltage Stress Relief and Enhanced Efficiency,” IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 2, pp. 310-317, Feb. 2010.
[7] A. Kyu Hwan, L. Dong Ho, L. Ockgoo, K. Hyungwook, H. Jeonghu, K. Woonyun, L. Chang-Ho, K. Haksun, and J. Laskar, “A 2.4 GHz Fully Integrated Linear CMOS Power Amplifier With Discrete Power Control,” IEEE Microwave and Wireless Components Letters, vol. 19, no. 7, pp. 479-481, Jul. 2009.
[8] R. Brama, L. Larcher, A. Mazzanti, and F. Svelto, “A 30.5 dBm 48% PAE CMOS Class-E PA With Integrated Balun for RF Applications,” IEEE Journal of Solid-State Circuits, , vol. 43, no. 8, pp. 1755-1762, Aug. 2008.
[9] 林柏安, “使用覆晶技術之微波與毫米波積體電路 ” 碩士論文, 國立中央大學, 2010.
[10] 楊立群, “低溫共燒陶瓷嵌入式電感與電容元件之設計與模型化,” 碩士論文, 中山大學, 2002.
[11] M. C. A. M. Koolen, J. A. M. Geelen, and M. P. J. G. Versleijen, “An improved de-embedding technique for on-wafer high-frequency characterization,” in IEEE Bipolar Circuits and Technology Meeting, pp. 188-191, Sep. 1991.
[12] T. E. Kolding, “On-wafer calibration techniques for giga-hertz CMOS measurements,” in IEEE Microelectronic Test Structures (ICMTS), pp.105-110, Mar. 1999.
[13] C. Junyoung, C. Jiyong, and L. Seonghearn, “Uncertainty Analysis of Two-Step and Three-Step Methods for Deembedding On-Wafer RF Transistor Measurements,” IEEE Transactions on Electron Devices, vol. 55, no. 8, pp. 2195-2201, Aug. 2008.
[14] M. Drakaki, A. A. Hatzopoulos, and S. Siskos, “De-embedding method for on-wafer RF CMOS inductor measurements,” Elsevier Microelectronics Journal, vol. 40, no. 2, pp. 958-965, Feb. 2009.
[15] 吳瑞峰, “氧化鋁基板上積體化被動元件及其微波電路設計與研製 ” 碩士論文, 國立中央大學, 2002.
[16] I. Bahl, “Lumped Elements for RF and Microwave Circuits,” Artech House, 2003.
[17] D. M. Pozar, “Microwave engineering ” 3/e ed., 2006.
[18] T. King-Chun and P. R. Gray, “A 1.9-GHz, 1-W CMOS class-E power amplifier for wireless communications,” IEEE Journal of Solid-State Circuits, vol. 34, no. 7, pp. 962-970, Jul. 1999.
[19] Y. Changsik and H. Qiuting, “A common-gate switched 0.9-W class-E power amplifier with 41% PAE in 0.25-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 36, no. 5, pp. 823-830, May. 2001.
[20] S. C. Cripps, “RF Power Amplifiers for Wireless Communications,” Artech House, 1999.
[21] M. Acar, A. J. Annema, and B. Nauta, “Analytical Design Equations for Class-E Power Amplifiers,” IEEE Transactions on Circuits and Systems, vol. 54, no. 12, pp. 2706-2717, Dec. 2007.
[22] 何岳龍, “高效率與線性度的功率放大器設計,” 碩士論文, 中央大學, 2002.
[23] 蔡翊翔, “微波功率放大器線性度改善研究,” 碩士論文, 中央大學, 2010.
[24] A. Mazzanti, L. Larcher, R. Brama, and F. Svelto, “Analysis of reliability and power efficiency in cascode class-E PAs,” IEEE Journal of Solid-State Circuits, vol. 41, no. 5, pp. 1222-1229, May. 2006.
[25] L. Ockgoo, H. Jeonghu, A. Kyu Hwan, L. Dong Ho, L. Kun-Seok, H. Songcheol, and L. Chang-Ho, “A Charging Acceleration Technique for Highly Efficient Cascode Class-E CMOS Power Amplifiers,” IEEE Journal of Solid-State Circuits, vol. 45, no. 10, pp. 2184-2197, Oct. 2010.
[26] P. Arora, J. Mukherjee, and V. Agarwal, “Performance analysis of CMOS Mode Locked class E Power Amplifier,” in 2010 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) , pp. 905-908, Aug. 2010.
[27] S. Datta and H. Saha, “A 950-MHz fully differential class-E power amplifier in 0.18μm CMOS for wireless communications,” in Emerging Trends in Electronic and Photonic Devices & Systems , pp. 88-91, Apr. 2009.
[28] S. Ping and H. Cam Luong, “A 1.0-V 15.6-dBm 39.5%-PAE CMOS Class-E Power Amplifier with On-Chip Transformer for Q Enhancement,” in Asian Solid-State Circuits Conference, pp. 141-144, 2005.
|