中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:作者相关文件
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 66984/66984 (100%)
造访人次 : 22916456      在线人数 : 1561
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    类别浏览

    正在载入社群分类, 请稍候....

    年代浏览

    正在载入年代分类, 请稍候....

    "Cheng,KH"的相关文件  

    回到依作者浏览

    显示 13 项.

    类别 日期 题名 作者 档案
    [電機工程學系] 期刊論文 2011 A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip Cheng,KH; Tsai,YC; Lo,YL; Huang,JS
    [電機工程學系] 期刊論文 2011 A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique Cheng,KH; Hung,CL; Chang,CH
    [電機工程學系] 期刊論文 2011 A 6-GHz Built-in Jitter Measurement Circuit Using Multiphase Sampler Cheng,KH; Liu,JC; Huang,HY; Li,YL; Jhu,YJ
    [電機工程學系] 期刊論文 2011 A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit Cheng,KH; Hong,KW; Chen,CH; Liu,JC
    [電機工程學系] 期刊論文 2011 Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator Cheng,KH; Liu,JC; Chang,CY; Jiang,SY; Hong,KW
    [電機工程學系] 期刊論文 2011 Fast-Write Resistive RAM (RRAM) for Embedded Applications Sheu,SS; Cheng,KH; Chiang,PC; Lin,WP; Lee,HY; Chen,PS; Chen,YS; Wu,TY; Chen,FT; Su,KL; Kao,MJ; Tsai,MJ; Chang,MF
    [電機工程學系] 期刊論文 2010 A 5-Gb/s Inductorless CMOS Adaptive Equalizer for PCI Express Generation II Applications Cheng,KH; Tsai,YC; Wu,YH; Lin,YF
    [電機工程學系] 期刊論文 2010 Dynamic frequency tracking and phase error compensation clock de-skew buffer Cheng,KH; Hong,KW; Lo,YL; Wu,CL; Lee,CH
    [電機工程研究所] 期刊論文 2006 64-bit pipeline carry lookahead adder using all-N-transistor TSPC logics Cheng,KH; Cheng,SW; Lee,WS
    [電機工程研究所] 期刊論文 2005 64-bit high-performance power-aware conditional carry adder design Cheng,KH; Cheng,SW
    [電機工程研究所] 期刊論文 2004 A fast-lock DLL with power-on reset circuit Cheng,KH; Lo,YL; Jiang,SY
    [電機工程研究所] 期刊論文 2004 A low-power high-driving ability voltage control oscillator used in PLL Cheng,KH; Yang,WB; Chung,CF
    [電機工程研究所] 期刊論文 2003 A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop Cheng,KH; Yang,WB; Ying,CM

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈  - 隱私權政策聲明