以降低製程變異敏感度的方法提升鎖相迴路良率之改進策略

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：64

、訪客IP：3.147.86.216

姓名

陳彥龍(Yen-Lung Chen) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

以降低製程變異敏感度的方法提升鎖相迴路良率之改進策略
(An Enhanced Yield Optimization Approach for CPPLL via Process Sensitivity Reduction)

相關論文

★ 運算放大器之自動化設計流程及行為模型研究	★ 高速序列傳輸之量測技術
★ 使用低增益寬頻率調整範圍壓控震盪器之1.25-GHz八相位鎖相迴路	★ 類神經網路應用於高階功率模型之研究
★ 使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究	★ 以回填法建立鎖相迴路之行為模型的研究
★ 高速傳輸連結網路的分析和模擬	★ 一個以取樣方式提供可程式化邏輯陣列功能除錯所需之完全觀察度的方法
★ 抑制同步切換雜訊之高速傳輸器	★ 以行為模型建立鎖相迴路之非理想現象的研究
★ 遞迴式類神經網路應用於序向電路之高階功率模型的研究	★ 用於命題驗証方式的除錯協助技術之研究
★ Verilog-A語言的涵蓋率量測之研究	★ 利用類神經模型來估計電源線的電流波形之研究
★ 5.2GHz CMOS射頻接收器前端電路設計	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

隨著製程的演進，元件的尺寸逐漸縮小，積體電路已經來到奈米(nanometer)製程技術的時代。由於元件尺寸的微縮，製程變異對於電路效能的影響日益嚴重，特別是針對較敏感的類比電路，導致晶片製造良率(yield)下降，因此，積體電路的製造可行性設計(Design for Manufacturability, DFM)或良率導向設計(Design for Yield, DFY)，已成為相當熱門的研究議題。主要的概念，是希望在電路設計初期，把製造過程中可能產生的製程變異現象考慮進來，事先評估對電路效能的影響；若分析之良率不佳，及早在設計初期改良電路。這樣不但能達到提升良率的效果，還能減少重新設計或重新下線(re-spin)的時間，大幅降低IC設計成本。
本論文提一個改善良率(yield enhancement)的流程，以充電幫浦的鎖相迴路(charge pump phase-locked loop, CPPLL)為研究實例。在盡量維持原始電路效能前提下，藉由模擬退火法(simulated annealing)調整電路元件尺寸，來降低電路效能對於製程變異的敏感度(process variation sensitivity)，進而達到提升良率的目標。

摘要(英)

Along with the evolution of manufacturing process, the size of integrated circuits has shrunk into the nanometer scale. The process variation influence on circuit performance is more and more serious, especially for analog circuits. Therefore, design-for-manufacturability (DFM) and design-for-yield (DFY) techniques have become popular research directions in recent years. The main concept of DFM and DFY is to consider the process variation effects in early stage of IC designs. If we can evaluate the impacts of circuit performance under process variations in advance, the circuit yield could be improved at early stages to reduce the re-design cycles and re-spin cost.
In this thesis, we propose a yield enhancement flow for the phase-locked loop circuits. According to the relationship between transistor sizes and process variation sensitivity, the proposed approach adjusts the transistor sizes to reduce process variation sensitivity of CPPLL circuit with similar nominal performance. In order to enhance yield of circuits.

關鍵字(中)

★ 鎖相迴路
★ 良率

關鍵字(英)

★ Yield
★ PLL

論文目次

摘要 ......................................................... ii
Abstract ..................................................... iv
致謝 .......................................................... v
目錄 ......................................................... vi
第一章、緒論 ................................................. 1
1-1 研究動機................................................ 1
1-2 相關研究................................................ 3
1-3 論文結構................................................ 7
第二章、背景 ................................................. 8
2-1 簡介.................................................... 8
2-2 良率分析................................................ 8
2-3 鎖相迴路............................................... 11
2-4 模擬退火法 (Simulated Annealing)....................... 12
2-5 標稱點設計移動法....................................... 14
2-5-1 力學定理應用..................................... 18
2-5-2 快速良率分析..................................... 20
2-5-3 反應曲面法....................................... 22
2-5-4 雙階層參數調整法................................. 23
2-5-5 快速良率分析..................................... 24
第三章、降低製程變異敏感度 .................................. 26
3-1 降低製程變異敏感度流程................................. 26
3-2 降低製程變異敏感度流程................................. 29
3-2-1 充電幫浦......................................... 30
3-2-2 參數定義......................................... 31
3-2-3 敏感度分析....................................... 33
3-2-4 擾動流程......................................... 35
3-3 壓控振盪器............................................. 40
3-3-1 參數定義......................................... 40
3-3-2 敏感度分析....................................... 42
3-3-3 擾動流程......................................... 43
第四章、實驗結果與分析 ...................................... 47
4-1 實驗環境............................................... 47
4-2 實驗結果............................................... 49
4-2-1 降低製程變異敏感度實驗結果....................... 49
4-3 良率提升實驗結果....................................... 51
第五章、參考文獻 ............................................ 55

參考文獻

[1] S. Nassif, K. Bernstein, D.J. Frank, A. Gattiker, W. Haensch, B.L. Ji, E. Nowak, D. Pearson and N.J. Rohrer, " High Performance CMOS Variability in the 65nm Regime and Beyond," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, pp. 81-92, January 2002
[2] P. Michael, “Circuit Design for Yield with MunEDA WiCkeD,” MunEDA Technical Forum Taiwan, Apr. 2008.
[3] H. L. Abdel-Malek, A. S. O. Hassan, E. A. Soliman, and S. A. Dakroury, “The Ellipsoidal Technique for Design Centering of Microwave Circuits Exploiting Space-Mapping Interpolating Surrogates”, IEEE Trans. on Microwave Theory and Techniques, vol. 54, no. 10, pp. 3731-3738, Oct. 2006.
[4] H. E. Graeb, Analog Design Centering and Sizing, Springer, 2007.
[5] G. Stehr, M. Pronath, F. Schenkel, H. Graeb, K. Antreich, “Initial Sizing of Analog Integrated Circuits by Centering within Topology-given Implicit Specifications”, in Proc. Int’l Conf. on Computer-Aided Design, pp.241-246, 2003.
[6] X. Li, J. Wang, L. T. Pileggi, T.-S. Chen and W. Chiang, “Performance-Centering Optimization for System-Level Analog Design Exploration”, in Proc. Int’l Conf. on Computer-Aided Design, pp 422-429, 2005.
[7] U. Sobe, K.-H. Rooch, A. Ripp, M. Pronath, “Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas”, in Proc. Int’l Symp. on Quality Electronic Design, pp. 848-854, 2008.
[8] 蔡宜青, “以統計分析結果建立鎖相迴路之無邊界式良率優化技術的研究, Jun. 2008.
[9] C.-C. Kuo, Y.-L. Chen, I.-C. Tsai, L.-Y. Chan, and C.-N. J. Liu, “Behavior-Level Yield Enhancement Approach for Large-Scaled Analog Circuits”, in Proc. Design Automation Conf., 2010.
[10] 劉深淵, 楊清淵, “鎖相迴路,” 滄海書局, 2006.
[11] S. Kirkpatrick, C. D. Gelatt, M. P. Vecchi, “Optimization by Simulated Annealing”, Science. New Series 220 (4598): 671-680.
[12] 李孟蓉, “建立精準的鎖相迴路行為模型來快速分析製程漂移之影響,” 國立中央大學電機工程研究所碩士論文, Jul. 2007
[13] Chin-Cheng Kuo, Meng-Jung Lee, Chien-Nan Jimmy Liu, and Ching-Ji Huang, "Fast Statistical Analysis of Process Variation Effects Using Accurate PLL Behavioral Models", IEEE Transactions on Circuits and Systems I (SCI, EI), vol. 56, no. 6, pp. 1160-1 172, June 2009.
[14] 王裕謙, “以行為模型建立鎖相迴路之非理想現象的研究,” 國立中央大學電機工程研究所碩士論文, Jun. 2004.
[15] 郭晉誠, “建立考慮電源雜訊之鎖相迴路行為模型,” 國立中央大學電機工程研究所碩士論文, Jun. 2005.
[16] C. Chiang, J. Lawa, “Design for Manufacturability and Yield for Nano-Scale CMOS,” Springer, 2007.
[17] D. Ghai, S. P. Mohanty, E. Kougianos, “Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design,” IEEE International Symposium on Quality Electronic Design (ISQED), 2008.
[18] 陳順宇, “多變量分析,” 華泰文化, 2005年四版.
[19] Jun Zou, D. Mueller, H. Graeb, U. Schlichtmann “A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power and Locking Time,” IEEE/ACM Design Automation Conference, pp. 19-24, 2006.
[20] 蔣安國,蔣安仁,丁敬哲,鐘建平, “Construction the Reliability of Project Scheduling Using Simulation and Statistical Methods,” 第一屆管理與決策2005年學術研討會特刊 pp. 119-130, 2005.
[21] R. Phelps, M. Krasnicki, R. Rutenbar, L. Carley and J. Hellums, “Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 6, pp. 703-717, Jun. 2000.
[22] G. Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. Gielen, W. Sansen, P. Veselinovic and D. Leenaerts, “AMGIE ─ a synthesis environment for CMOS analog integrated circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1037-1058, Sep. 2001.
[23] X. Li, P. Gopalakrishnan, Y. Xu and L. Pileggi, “Robust analog/RF circuit design with projection-based posynomial modeling,” IEEE/ACM International Conference on Computer-Aided Design, pp. 855-862, 2004.
[24] WiCkeDTM from MunEDA, http://www.muneda.com

指導教授

劉建男(Chien-Nan Jimmy Liu)

審核日期

2010-7-25

推文