參考文獻 |
[1] I. Koren, Computer Arithmetic Algorithms, Prentice-Hall, Inc., New Jersey, 1993.
[2] K. Huang, Computer Arithmetic: Principles, Architecture, and Design, Wiley & Sons, Inc., 1979.
[3] J.C. Lo, "A Fast Binary Adder with Conditional Carry Generation," IEEE Trans. on Computers, pp. 248-253, Feb. 1997.
[4] S. Naffziger, " A Sub-Nanosecond 0.5 μm 64 b Adder Design, " IEEE Solid-State Circuits Conference(ISSCC) Digest of Technical Papers, pp. 210–211, February 1996.
[5] S. Kao, R. Zlatanovici, B. Nikolic, "A 240ps 64b Carry-Lookahead Adder in 90nm CMOS, " IEEE Solid-State Circuits Conference(ISSCC) Digest of Technical Papers, pp. 1735-1744, Feb. 2006.
[6] S. Kao, R. Zlatanovici, B. Nikolic, "Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example," IEEE Journal of Solid-State Circuits(JSSC), vol. 44, no. 2, pp. 569-583 , February 2009
[7] J. Park, H. C. Ngo, J. A. Silberman, and S. H. Dong, "470 ps 64 bit Parallel Binary Adder, " Symposium on VLSI Circuits Digest of Technical Papers, pp. 192-193, June 2000.
[8] H. Ling, "High Speed Binary Adder, " IBM J. Res. Develop., vol. 25, no. 3, pp. 156-166, May 1981.
[9] R. W. Doran, "Ariants of an Improved Carry-Lookahead Adder," IEEE Trans. on Computers, vol. 37, pp. 1110-1113, September 1988.
[10] S. Vassiliadis, "Recursive Equations for Hardwired Binary Adders," International Journal of Electronics, vol. 67, no. 2, pp. 201-13, August 1989.
[11] S. Mathew, R. Krishnamurthy, M. Anders, R. Rios, K. Mistry,K. Soumyanath, "Sub-500-ps 64-b ALUs in 0.18μm SOI/Bulk CMOS: Design and Scaling Trend," IEEE Journal of Solid-State Circuits(JSSC), pp. 1636-1646, November 2001.
[12] J. Kim, K. Lee and H. J. Yoo, "A 372ps 64-bit Adder using Fast Pull-up Logic in 0.18μm CMOS," International Symposium on Circuits and Systems(ISCAS), pp. 4-16, September 2006.
[13] S. Sun, Y. Han, X. Guo, K. H. Chong, L. M. Murchie, and C. Sechen, "409ps 4.7 FO4 64b Adder Based on Output Prediction Logic in 0.18μm CMOS," IEEE Computer Society Annual Symposium, pp. 52-58, May 2005.
[14] D. Stasiak, F. Mounes-Toussi, S.N. Storino, "A 440-ps 64-bit Adder in 1.5-V 0.18 μm Partially Depleted SOI Technology," IEEE Journal of Solid-State Circuits(JSSC), vol. 33, no. 10, pp. 1546-1552, October 2001.
[15] J. Park, H. Ngo, J. Silberman, S. Dhong, "470-ps 64-bit Parallel Binary Adder," Symposium on VLSI Circuits Digest of Technical Papers, pp. 192-193, June 2000.
[16] S. Lee, R. Woo, H. Yoo, "480 ps 64-bit Race Logic Adder," Symposium on VLSI Circuits Digest of Technical Papers, pp. 27-28, June 2001.
[17] A. Neve, H. Schettler, T. Ludwig, D. Flandre, "Power Delay Product Minimization in High-Performance 64-bit Carry-Select Adders," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 12, on. 3, pp. 235-244, March 2004.
[18] J. Kim, R. Joshi, C. Chuang, K. Roy, "SOI-Optimized 64-bit High-Speed CMOS Adder Design," Symposium on VLSI Circuits Digest of Technical Papers, pp. 122-125, June 2002.
|