多單元與多加工區製造系統的設施佈置之研究

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：82

、訪客IP：13.58.217.242

姓名

廖大偉(Ta-Wei Liao) 查詢紙本館藏

畢業系所

工業管理研究所

論文名稱

多單元與多加工區製造系統的設施佈置之研究
(A Study on the Facility Layout for a Multi-Cell and Multi-Bay Manufacturing System)

相關論文

★ 佈置變更專案工程的執行研究－以H公司研發單位為例	★ MIL-STD-1916、MIL-STD-105E與結合製程能力指標之抽樣檢驗計畫
★ 建構客戶導向的製造品質資訊系統--以某筆記型電腦專業代工廠商為例	★ GMP藥廠設施佈置規劃的探討--以E公司為研究對象
★ 應用Fuzzy c-Means演算法之物流中心位址決策模式研究	★ 品質資訊系統之規劃與建構 -- 以某光碟製造公司為研究對象
★ 從製程特性的觀點探討生產過程中SPC管制圖監控運用的適切性 -- 以Wafer Level 封裝公司為例	★ 六標準差之應用個案研究-以光學薄膜包裝流程改善為例
★ 利用六標準差管理提昇中小企業之製程品質-以錦絲線添加防銹蠟改善為例	★ 專業半導體測試廠MES 系統導入狀況、成果及問題之探討-以A 公司為例
★ 以RFID技術為基礎進行安全管理導入－以A公司為例	★ 如何提昇產品品質及降低成本—以光碟壓片廠A公司為例
★ ERP導入專案個案分析—以半導體封裝廠A公司為例	★ 石英元件製造業之延遲策略應用— 以T公司為研究對象
★ 十二吋晶圓廠自動化搬運系統規劃與導入—以A公司為例	★ 半導體封裝產業之生產革新改善活動-A半導體股份有限公司導入經驗探討-

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

目前多單元與多加工區製造系統的設施佈置是設施規劃的兩個重要研究課題。單元製造系統是一項的極具創新製造策略，結合零工式生產(job shop)的彈性與流線式生產(flow shop)的效率優點。本文首先研究在多單元的製造系統環境的輸入點、輸出點的位置與每個單元內部機器的軌道佈置問題。儘管兩者之間有相互影響，但過去的研究經常將上述的兩個問題視為獨立研究的問題，往往分析所得到的結果可能與原先預期的有落差。作者為了改善上述的缺點，提出一種新的佈置方法，針對這兩個問題同步求解，目標是將單元外部(inter-cell)與單元內部(intra-cell)的總流量距離最小化。本研究的設施環境係假設每個單元是沿著直線式軌道的上下列佈置，而單元內部的機器排列是如蛇狀結構(serpentine)的佈置，根據物料在單元外部與單元內部的搬運方式，分成五種流量距離類別，分別提出數學規劃模式計算流量距離，並以案例說明本研究所提出研究方法的績效。本文的另一研究主題，是將晶圓廠內設施規劃中常見的脊椎式(spine)和外圍式(perimeter)的inter-bay軌道混合進行有系統的規劃與佈置，目前較先進的晶圓廠採用混合式的設施佈置以提升物料搬運效率，廠內的所有的加工區以兩種形式的inter-bay軌道迴圈連接起來，內軌道迴圈是脊椎式佈置，外軌道迴圈是外圍式佈置。為了確保所有的加工區能夠有正確的佈置安排，並與內外軌道迴圈連接，因此所提出的設計方法不僅要考慮到加工區的佈置，同時也考量軌道迴圈的佈置。所提出的研究方法是結合啟發式演算法與數學規劃模式的同步解法，主要的求解目標是使晶圓經由inter-bay軌道搬運的總流量距離最小，以獲得加工區佈置的可行性與求解品質。另外晶圓廠為了改善物料搬運效率，往往在脊椎式軌道迴圈設計跨越點，讓兩個跨越點之間形成捷徑(shortcut)軌道，以增加搬運途程的選擇，作者也提出選擇最佳捷徑佈置的啟發解法，希望在考慮求解時間及解答品質下，得到一個最佳的佈置方案。

摘要(英)

Multi-cell (Cellular) manufacturing system (CMS) and multi-bay manufacturing system have become very important research topics in the facility layout problems. CMS is an innovative manufacturing strategy that combines the advantages of a job shop’s flexibility and a flow shop’s efficiency. In the first part of this paper, we study the Input/Output point location problem and the intra-cell flow path layout problem of cells in a cellular manufacturing system. Traditional approaches have often solved these two problems as separate problems, despite they are mutually affected. As a result, the results obtained by traditional approaches may not be as desirable as expected. In this study, we propose a layout procedure that can solve these two problems concurrently, so that the sum of the inter-cell flow distance and the intra-cell flow distance can be minimized. We assume cells have been arranged along a straight-line inter-cell flow path, and the configuration of intra-cell flow paths is serpentine. The proposed layout procedure classifies the flow distance incurred by inter-cell flow into five types and minimizes them with different solution procedures containing various linear programming models. We use an example to illustrate the proposed layout procedure. The results of the example show that the proposed layout procedure can effectively find each cell’s I/O point locations and intra-cell flow path layout by considering both intra-cell and inter-cell flow distance at the same time. In this paper, we also study the multi-bay layout problem in a semiconductor fab. One unique characteristic of this bay layout problem is that bays are connected by two inter-bay guide path loops – a spine guide-path loop and a perimeter guide-path loop. To ensure bays can be correctly arranged on the floor and connected by both guide path loops, this dual-loop guide path configuration must be considered throughout the entire layout design procedure. To achieve this goal, we propose a layout design method that considers not only the layout of bays, but also the layout of guide path loops. Furthermore, to ensure the feasibility and quality of the layout results, the proposed layout method solves these two layout problems simultaneously. Since semiconductor fabs often have shortcuts set up on their spine guide path loops, the problem of setting up shortcuts is also studied here. The objective of the proposed layout method is to minimize the total inter-bay flow distance of wafer cassettes. Heuristic methods and mathematical programming models are developed to assist us in achieving this objective. We solve an example problem to illustrate the proposed layout method. The example problem also demonstrates the capability of the proposed layout method in producing feasible and good-quality bay layouts with both spine and perimeter guide path loops.

關鍵字(中)

★ 單元/加工區外部的軌道
★ 多加工區製造系統
★ 單元/加工區內部的軌道
★ 多單元製造系統
★ 輸入/輸出點位置

關鍵字(英)

★ Intra-Cell/Intra-Bay Flow Path Layout
★ I/O Point Location.
★ Multi-Bay Manufacturing System Inter-Cell/Inter-
★ Cellular Manufacturing System

論文目次

中文摘要 I
ABSTRACT II
誌謝 III
LIST OF FIGURES VI
LIST OF TABLES VIII
CHAPTER 1: INTRODUCTION 1
1.1 BACKGROUND 1
1.2 OBJECTIVES 4
1.3 THESIS ORGANIZATION 5
CHAPTER 2: LITERATURE REVIEW 7
CHAPTER 3: A CONCURRENT SOLUTION FOR INTRA-CELL FLOW PATH LAYOUTS AND I/O POINT LOCATIONS OF CELLS IN A CELLULAR MANUFACTURING SYSTEM 11
3.1 INTRODUCTION 11
3.2 PROBLEM DEFINITION 12
3.3 THE PROPOSED LAYOUT PROCEDURE 14
3.3.1 Phase I 16
3.3.2 Phase II 17
3.3.3 Phase III 18
3.3.4 Phase IV 34
3.4 AN EXAMPLE 38
3.4.1 Phase I 39
3.4.2 Phase II 40
3.4.3 Phase III – to place the intra-cell flow path in each cell 41
3.4.4 Phase IV – find more accurate I/O points 43
3.4.5 Comparison 44
CHAPTER 4: THE LAYOUT DESIGN OF SEMICONDUCTOR BAYS WITH SPINE AND PERIMETER INTER-BAY GUIDE PATH LOOPS 47
4.1 INTRODUCTION 47
4.2 THE PROBLEM ASSUMPTION 48
4.3 THE PROPOSED SOLUTION PROCEDURE 48
4.3.1 Phase I – find a loop arrangement of bays 49
4.3.2 Phase II – convert the loop arrangement of bays into a two-row dual-loop bay layout 54
4.3.3 Phase III – improve the two-row dual-loop bay layout found at Phase II 58
4.3.4 Phase IV – determine the best locations of each bay’s stockers 60
4.3.5 Phase V – set up a shortcut on the interior guide path loop 62
4.4 AN EXAMPLE 67
4.4.1 Phase I – the loop arrangement of bays 67
4.4.2 Phase II – adjusted procedure for the layout of bays 68
4.4.3 Phase III – fine-tuning the position of each bay 70
4.4.4 Phase IV – find the best locations of each bay’s stockers 71
4.4.5 Phase V – set up a shortcut 71
4.4.6 Comparison: 72
CHAPTER 5:CONCLUSION AND FUTURE RESEARCH 74
5.1 SUMMARY 74
5.2 FUTURE RESEARCH 76
BIBLIOGRAPHIES 77
APPENDIX 83

參考文獻

1. Abdou, G. and Dutta, S.P., 1990. An integrated approach to facilities layout using expert systems. International Journal of Production Research, vol. 28, no. 4, pp. 685-708.
2. Adel El-Baz, M., 2004, “A genetic algorithm for facility layout problems of different manufacturing environments,” Computer and Industrial Engineering, vol. 47, nos. 2-3, pp. 233-246.
3. Agrawal, G.K. and Heragu, S.S., 2006. A survey of automated material handling systems in 300-mm semiconductor fabs. IEEE Transactions Semiconductor Manufacturing, vol. 19, no. 1, pp. 112-120.
4. Apple, J.M., 1977. Plant layout and material handling. New York: Wiley.
5. Apple, J. M. and Deisenroth, M. P., 1972, “A computerized plant layout analysis and evaluation technique (PLANET),” AIIE Technical Papers, 23rd Conference, Anaheim, California.
6. Armour, G.C. and Buffa, E.S., 1963. A heuristic algorithm and simulation approach to relative location of facilities, Management Science, vol. 9, no. 2, pp. 294-309.
7. Burbidge, J. L., 1989, Production Flow Analysis for Planning Group Technology, Oxford: Clarendon Press.
8. Burkard, R. E. and Bonninger, T., 1983, “A heuristic for quadratic Boolean program with applications to quadratic assignment problems,” European Journal of Operational Research, vol. 13, no. 4, pp. 374-386.
9. Carrie, A.S., Moore, J.M., Roczniak, M. and Seppanen, J.J., 1978. Graph theory and computer aided facilities design. OMEGA, vol. 6, no. 4, pp. 353-361.
10. Castillo, I. and Peters, B.A., 2004. Integrating design and production planning considerations in multi-bay manufacturing facility layout. European Journal of Operational Research, vol. 157, no. 3, pp. 671-687.
11. Chae, J. and Peters, B.A., 2006. Layout design of multi-bay facilities with limited bay flexibility. Journal of Manufacturing Systems, vol. 25, no. 1, pp. 1-11.
12. Chan, H. M., Milner, D. A., 1982, “Direct clustering algorithm for group formation in cellular manufacturing,” Journal of Manufacturing Systems, vol. 1, no. 1, pp. 65–75.
13. Chen, D. S., Wang, Q., and Chen, H. C., 2001, “Linear sequencing for machine layouts by a modified simulated annealing,” International Journal of Production Research, vol. 39, no. 8, pp. 1721-1732.
14. Chen, J.C., Dai, R.D. and Chen, C.W., 2008. A practical fab design procedure for wafer fabrication plants. International Journal of Production Research, vol.46, no.10, pp. 2565-2588.
15. Foulds, L.R. and Robinson, D.F., 1976. A strategy for solving the plant layout problem. Operational Research Quarterly, vol. 27, no. 4, pp. 845-855.
16. Francis, R. L. and White, J. A., 1974, Facility Layout and Location – an Analytical Approach, Englewood Cliffs, NJ: Prentice Hall.
17. Hassan, M.M.D. and Hogg, G.L., 1987. A review of graph theory application to the facilities layout problem. OMEGA, vol. 15, no. 4, pp. 291-300.
18. Hassan, M. M. D., 1995, “Layout design in group technology manufacturing,” International Journal of Production Economics, vol. 38, no. 2-3, pp. 173-188.
19. Hassan, M. M. D. and Hogg, G. L., 1991, “On constructing a block layout by graph theory,” International Journal of Production Research, vol. 29, no. 6, vol. pp. 1263-1278.
20. Heragu, S. S., and Kusiak, A., 1988, “Machine layout problem in flexible manufacturing systems,” Operations Research, vol. 36, no. 2, pp. 258-268.
21. Heragu, S. S. and Kusiak, A., 1990, “Machine layout: an optimization and knowledge-based approach,” International Journal of Production Research, vol. 28, no. 4, pp. 615-635.
22. Ho, Y. C., Lee, C. E., and Moodie, C. L., 1993, “Two sequence-pattern, matching-based , flow analysis methods for multi-flowlines layout design,” International Journal of Production Research, vol. 31, no. 7, pp.1557-1578.
23. Ho, Y. C., and Moodie, C. L., 1996, “Solving cell formation problems in a manufacturing environment with flexible processing and routing capabilities,” International Journal of Production Research, vol. 34, no. 10, pp. 2901-2923.
24. Ho, Y. C., and Moodie, C. L., 1998, “Machine layout with a linear single-row flow path in an automated manufacturing system,” Journal of Manufacturing System, vol.17, no. 1, pp. 1-22.
25. Ho, Y. C. and Moodie, C. L., 2000, “A hybrid approach for concurrent layout design of cells and their flow paths in a tree configuration,” International Journal of Production Research, vol. 38, no. 4, pp. 895-928.
26. Ho, Y.C., 2000. A dynamic-zone strategy for vehicle-collision prevention and load balancing in an AGV system with a single-loop guide path. Computers in Industry, vol. 42, no. 2-3, pp. 159-176.
27. Ho, Y.C. and Chien, S.P., 2006. A Comparison of Two Zone-Visitation Sequencing Strategies in a Distribution Center. Computers and Industrial Engineering, vol. 50, no. 4, pp. 426-439.
28. ILOG CPLEX 7.1, 2001, ILOG CPLEX 7.1 User’s Manual, Gentilly, France: ILOG SA.
29. Islier A.A., 1998. A genetic algorithm approach for multiple criteria facility layout design. International Journal of Production Research, vol. 36, no. 6, pp. 1549-1569.
30. Jajodia, S., Minis, I., Harhalakis, G.., and Proth, J.M., 1992, “Class: Computerized layout solution using simulated annealing,” International Journal of Production Research, vol. 30, no. 1, pp. 95-108.
31. Johnson, D.S., Aragon, C.R., McGeoch, L.A., Schevon, C., 1989.Optimization by simulated annealing: An experimental evaluation; Part 1, Graph partition. Operations Research, vol. 37, no. 6, pp. 865–892.
32. Kaku, B. K. and Thompson, G. L., 1986, “An exact algorithm for the general quadratic assignment problem,” European Journal of Operational Research, vol. 23, no. 3, pp. 382-390.
33. Kim, J. G., and Goetschalckx, M., 2005, “An integrated approach for the concurrent determination of the block layout and the input and output point locations based on the contour distance,” International Journal of Production Research, vol. 43, no. 10, pp. 2027-2047.
34. Kim, J. G. and Kim, Y. D., 1999, “A branch and bound algorithm for locating input and output points of departments on the block layout,” Journal of the Operational Research Society, vol. 50, no. 5, pp. 517-525.
35. Kim, J. G., Kim, Y. D. and Lee, D. H., 2000, “Simulated annealing algorithms for locating pickup and delivery points in an automated guided vehicle system,” Journal of Engineering Valuation and Cost Analysis, vol. 3, no. 4, pp. 205-215.
36. Kong, S.H., 2007. Two-step simulation method for automatic material handling system of semiconductor fab. Robotics and Computer-Integrated Manufacturing, vol. 23, no. 4, pp. 409-420.
37. Kouvelis, P., and Kim, M. W., 1992, “Unidirectional loop network layout problem in automated manufacturing systems,” Operations Research, vol. 40, no. 3, pp.533-550.
38. Kouvelis, P., Chiang, W.C. and Fitzsimmons, J., 1992. Simulated annealing for machine layout problems in the presence of zoning constraints. European Journal of Operational Research, vol. 57, no.2, 203-223.
39. Kumara, S.R., Kashyap, R.L. and Moodie, C.L., 1987. Expert systems for industrial facilities layout planning and analysis. Computers and Industrial Engineering, vol. 12, no. 2, pp. 143-152.
40. Kusiak, A., 1988, “EXGT-S: A knowledge based system for group technology,” International Journal of Production Research, vol. 26, no. 5, pp. 887-904.
41. Lacksonen, T. A., 1997, “Preprocessing for static and dynamic facility layout problems,” International Journal of Production Research, vol. 35, no. 4, pp. 1095–1106.
42. Langevin, A., Montreuil, B., Riopel, D., 1994. Spine layout design. International Journal of Production Research, vol. 32, no. 2, pp. 429-442.
43. Lee, R.C. and Moore, J.M., 1967. CORELAP – computerized relationship layout planning. Journal of Industrial Engineering, vol. 18, no. 3, pp. 194-200.
44. Lin, J.T., Wang, F.K. and Yen, P.Y., 2004. The maximum loading and the optimum number of vehicles in a double-loop of an inter-bay material handling system. Production Planning and Control, vol. 15, no. 3, pp. 247-255.
45. Maier, R.W. and Whiting, W.B., 1998. The variation of parameter settings and their effects on performance for the simulated annealing algorithm. Computers and Chemical Engineering, vol. 23, no.1, pp. 47-62.
46. Mamalis, A.G. and Malagardis, I., 1996. Determination of due dates in job shop scheduling by simulated annealing. Computer Integrated Manufacturing Systems, vol. 89, no. 2, pp. 65-72.
47. Mansouri, S.A., Husseini, S.M.M., Newman, S.T., 2000, “A review of the modern approaches to multi-criteria cell design,” International Journal of Production Research, vol. 38, no. 5, pp. 1201-1218.
48. McKendall, A. R. Jr. and Hakobyan, A., 2010, “Heuristics for the dynamic facility layout problem with unequal-area departments,” European Journal of Operational Research, vol. 201, no. 1, pp. 171-182.
49. Meller, R.D., 1997. The multi-bay manufacturing facility layout problem. International Journal of Production Research, vol. 35, no. 5, pp. 1229-1237.
50. Meyersdorf, D. and Taghizadeh, A., 1998. Fab layout design methodology: case of the 300mm fabs. Semiconductor International, vol, 21, no. 8, pp. 187-196.
51. Montoya-Torres, J.R., 2006. A literature survey on the design approaches and operational issues of automated wafer-transport systems for wafer fabs. Production Planning and Control, vol. 17, no.7, pp. 648-663.
52. Montreuil, B., Brotherton, E., Nabil, O., and Nour, M., 2004, “Antzone layout metaheuristic: coupling zone-based layout optimization, ant colony system and domain knowledge,” In International Colloquium on Material Handling Research, Graz, Austria.
53. Montreuil, B. and Laforge, A., 1992, “Dynamic layout design given a scenario tree of probable futures,” European Journal of Operational Research, vol. 63, no. 2, pp. 271-286.
54. Montreuil, B. and Ratliff, H. D., 1989, “Utilizing cut trees as design skeletons for facility layout,” IIE Transactions, vol. 21, no. 2, pp. 136-143.
55. Montreuil, B. and Venkatadri, U., 1991, “Strategic interpolative design of dynamic manufacturing systems layouts,” Management Science, vol. 37, no. 6, pp. 682–694.
56. Montreuil, B. and Ratliff, H.D., 1988. Optimizing the location of input/output stations within facilities layout. Engineering Cost and Production Economics, vol. 14, no. 3, pp. 177-187.
57. Montreuil, B., 1987. Integrated design of cell layout, input/output station configuration, and flow network of manufacturing systems. Research Memorandum No. 87-9, School of Industrial Engineering, Purdue University.
58. Moon, Y. B., and Kao, Y., 1993, “Automatic generation of group technology families during the part classification process,” The International Journal of Advanced Manufacturing Technology, vol. 8, no. 3, pp. 160-166.
59. Murray, S., Mackulak, G.T., Fowler, J.W. and Colvin, T., 2000. A simulation-based cost modeling methodology for evaluation of inter-bay material handling in semiconductor wafer fab. Proceedings of the 2000 Winter Simulation Conference, pp. 1510-1517.
60. Muther, R., 1973. Systematic layout planning. Boston: Cahners Books.
61. Norman, B. A., Arapoglu, R. A., and Smith, A. E., 2001, “Integrated facilities design using a contour distance metric,” IIE Transactions, vol. 33, no. 4, pp. 337–344.
62. Palliyil, G. and Goetschalckx, M., 1994, “A comprehensive model for the concurrent determination of aisles and load stations for aisle-based material handling systems,” In Developments in Material Handling Research, edited by R. Graves et al., pp. 161–188, Charlotte, NC: Material Handling Institute of America.
63. Peters, B.A. and Yang, T.H. 1997. Integrated facility layout and material handling system design in semiconductor fabrication facilities. IEEE Transactions on Semiconductor Manufacturing, vol. 10, no. 3, pp. 360-396.
64. Picard, J.C. and Ratliff, H D., 1978. A cut approach to the rectilinear distance facility location problem. Operations Research, vol. 26, no. 3, pp. 422-433.
65. Rajamani, D., Singh, N., and Aneja, Y. P., 1990, “Integrated design of cellular manufacturing systems in the presence of alternative process plans,” International Journal of Production Research, vol. 28, no. 8, pp. 1541-1554.
66. Rajasekharan, M., Peters, B.A. and Yang, T., 1998. A genetic algorithm for facility layout desing in flexible manufacturing systems. International Journal of Production Research, vol. 36, no. 1, pp. 95-110.
67. Rardin, R.L., 1998. Optimization in operations research, Upper Saddle River, NJ: Prentice-Hall.
68. Rosenblatt, M. J., 1986, “The dynamics of plant layout,” Management Science, vol. 32, no. 1, pp. 76-86.
69. Seifoddini, H., and Hsu, C. P., 1994, “Comparative study of similarity coefficients and clustering algorithms in cellular manufacturing,” Journal of Manufacturing Systems, vol. 13, no. 2, pp. 119-127.
70. Tanchoco, J. M. A., and Sinriech, D., 1992, “OSL – optimal single loop guide paths for AGVs,” International Journal of Production Research, vol. 30, no. 3, pp. 665-681.
71. Tated, M. and Smith, A.E., 1995. Unequal-area facility layout by genetic search. IIE Transactions, vol. 27, no. 4, pp. 465-472.
72. Ting, J.H. and Tanchoco, J.M.A., 2000. Unidirectional circular layout for overhead material handling systems. International Journal of Production Research, vol. 38, no. 16, pp. 3913-3935.
73. Ting, J.H. and Tanchoco, J.M.A., 2001. Optimal bidirectional spine layout for overhead material handling system. IEEE Transactions on Semiconductor Manufacturing, vol. 14, no. 1, pp. 57-64.
74. Tompkins, J.A. and Reed, R., 1976. An applied model for the facilities design problem. International Journal of Production Research, vol. 14, no. 5, pp. 583-595.
75. Van Breedam, A., 1995. Improvement heuristic for the vehicle routing problem based on simulated annealing. European Journal of Operational Research, vol.86, no.3, pp. 480-490.
76. Vila Goncalves Filho, E., and José Tiberti, A., 2006, “A group genetic algorithm for the machine cell formation problem,” International Journal of Production Economics, vol. 102, no. 1, pp. 1-21.
77. Wang, K.J., Lin, J.T. and Weigert, G., 2007.Agent-based inter-bay system control for a single-loop semiconductor manufacturing fab. Production Planning and Control, vol. 18, no. 2, pp. 74-90.
78. Weiss, M., 1999. New twist on 300 mm fab design and layout. Semiconductor International, vol. 22, no. 8, pp. 103-108.
79. Yang, C.H., 2007. The Planning and Implementation of Automated Material Handling Systems in 300mm Semiconductor Fabs – Using Company A as an Example. Unpublished Master Thesis, National Central University, Chung-Li, Taiwan.
80. Yang, T.H. and Peters, B.A., 1997. A spine layout design method for semiconductor fabrication facilities containing automated material-handling systems. International Journal of Operations and Production Management, vol. 17, no.5, pp. 490-501.
81. Yang, T.H., Su, C.T. and Hsu, Y. R., 2000. Systematic layout planning: a study on semiconductor wafer fabrication facilities. International Journal of Operations and Production Management, vol. 20, no. 11, pp. 1359-1371.
82. Yin, Y. and Yasuda, K., 2006, “Similarity coefficient methods applied to the cell formation problem: A taxonomy and review,” International Journal of Production Economics, vol. 101, no. 2, pp. 329-352.

指導教授

何應欽(Ying-Chin Ho)

審核日期

2011-3-28

推文