參考文獻 |
Bibliography
[1] G. Chien and P. R. Gray, "A 900MHz local oscillator using a DLL-based frequency multiplier
technique for PCS applications", IEEE J. Solid-State Circuits, vol. 35, no12, pp. 1996-1999,
Dec. 2000
[2] Shen-Iuan Liu, Ching-Yuan Yang, “Phase-Locked Loop,” Tsang Hai, 2006.
[3] Chi-Nan Chuang and Shen-Iuan Liu,“A 20-MHz to 3-GHz Wide-Range Multiphase Delay-
Locked Loop” IEEE Transactions On Circuits And Systems-Ii: Express Briefs, VOL. 56, NO.
11, NOVEMBER 2009
[4] Hsiang-Hui Chang, Jung-Yu Chang, Chun-Yi Kuo, and Shen-Iuan Liu,“A 0.7-2-GHz Self-
Calibrated Multiphase Delay-Locked Loop“ IEEE J. Solid-State Circuits, VOL. 41, NO. 5,
MAY 2006
[5] Alan Hastings, ”The Art of Analog Layout" Prentice Hall, 2000.
[6] B.-G. Kim, et al., "A DLL with jitter reduction techniques for DRAM interfaces," in Proc.
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, 2007, pp. 496-497.
[7] F. Lin, R. A. Royer, B. Johnson, and B. Keeth,"A wide-range mixed-mode DLL for a combination
512 Mb 2.0 Gb/s/pin GDDR3 and 2.5 Gb/s/pin GDDR4 SDRAM,"IEEE J. Solid-State
Circuits, vol. 43, no. 3, pp. 631-641, Mar, 2008.
[8] W.-Y. Yun, et al.,"A 0.1-to-1.5 GHz 4.2 mW all-digital DLL with dual duty-cycle correction
circuit and update gear circuit for DRAM in 66 nm CMOS technology,"in Proc. IEEE Int.
Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, 2008, pp. 282-289.
[9] H.-W. Lee, et al.,"A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked
loop using power-noise management with unregulated power supply in 54nm CMOS,"in
Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, 2009, pp. 140-141.
[10] W.-J. Yun, H.-W. Lee, D. Shin, and S. Kim,"A 3.57 Gbs Low Jitter All-Digital DLL With
Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology,"accepted for publish,
IEEE Trans. on VLSI, 2010
[11] Y.-S. Kim, S.-K. Lee, H.-J. Park, and J.-Y. Sim,"A 110 MHz to 1.4 GHz locking 40-phase
all-digital DLL,"IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 435-444, Feb, 2011.
[12] Y. H. Tu, "A Wide Range Dealy-Locked Loop with Phase Error Calibration and Frequency
Multiplier,"Master Thesis, National Central University, 2010
[13] M. C. Wu, "Delay-Locked Loop with Static Phase Error Calibration Based on Wide-Range
Operation,"Master Thesis, National Central University, 2008
[14] C. Y. Chen, "The Multiphase Digital-DLL for DDR2 Memory Application,"Master Thesis,
National Central University, 2008
[15] J. S. Huang, "A 0.5-V 1.25-GHz Phase-Locked Loop,"Master Thesis, National Central University,
2008
[16] Y. L. Lo, "Design of Delay-Locked Loop with Fast-Lock andWide-Range Operation,"Master
Thesis, Tamkang University, 2003
[17] S. H. Weng, "Study on the Improvement of Current-Matching Property of the Charge Pump
for Phase-Locked Loops,"Master Thesis, Feng Chia University, 2010
[18] S. S. Sheu, "Design and Implementation of Low-Power and High-Noise-Immunity Phase-
Locked Loop,"Master Thesis, Tamkang University, 2002
[19] S. M. Chang, "Design and Analysis of Multiphase DLL-based Frequency Multipliers,"Master
Thesis, National Central University, 2005
[20] C. L. Wu, "All-Digital Arbitrary Duty-Cycle Synchronous Mirror Delay Circuits,"Master
Thesis, National Central University, 2006
[21] T. H. Sheu, "A Low Spurious Tones of 5-GHz CMOS Frequency Synthesizer with New
Current-Match Charge Pump,"Master Thesis, National Chiao Tung University, 2004
[22] T. H. Sheu, "A Low Spurious Tones of 5-GHz CMOS Frequency Synthesizer with New
Current-Match Charge Pump,"Master Thesis, National Chiao Tung University, 2004
[23] C. H. Chen, "A Fast-Locking and Low-Jitter All Digital Delay Locked Loop,"Master Thesis,
National Chung Cheng University, 2003
[24] L. C. Cho, "Design of CMOS DLL and Data Recovery Circuit,"Master Thesis, National
Taiwan University, 2003
[25] B. F. Lin, "AWide-Range Multi-Phase DLL with phase insertion architecture,"Master Thesis,
National Taiwan University, 2010
[26] C. T. Lu, "Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and
Delay-Locked-Loop,"Master Thesis, National Taiwan University, 2007
[27] G. K. Deng, "Implementation and Application of CMOS DLL/PLL,"Master Thesis, National
Taiwan University, 2001
[28] C. H. Suen, "Design of CMOS DLL and 1.25Gb/s Data Recovery,"Master Thesis, National
Taiwan University, 2002
[29] C.W. Lin, "Design and Realization of Analog Delay-Locked Loops,"Master Thesis, National
Taiwan University, 2001
[30] Ankur Agrawal, “Design of High Speed I/O Interfaces for High Performance Microprocessors,”
Doctor of Philosophy Thesis, Harvard University, Oct. 2010.
[31] EricWei-Tse Hu, “A 1.8 V 2.5 GHz PLL with on-chip charge pump-based supply regulation,”
Master Thesis, University of Toronto, 2005.
[32] Pierre Maillard, "Radiation-hardened-by-design (RHBD) delay locked loops (DLLs): single
event transient analysis, simulation, and hardening,"Master Thesis, Vanderbilt University,
2001
[33] Eric R. Booth, "WIDE RANGE, LOWJITTER DELAY-LOCKED LOOP USING A GRADUATED
DIGITAL DELAY LINE AND PHASE INTERPOLATOR,"Master Thesis, Boise
State University, 2006
[34] Cheng Jia, "A DELAY-LOCKED LOOP FOR MULTIPLE CLOCK PHASES/DELAYS
GENERATION,"Ph. D Thesis, Georgia Institute of Technology, 2005
[35] Eric Wei-Tse Hu, "A 1.8V 2.5GHz PLL with on-chip charge pump based supply regulation,"
Master Thesis, Toronto University, 2005
[36] Gu-Yeon Wei, "ENERGY-EFFICIENT I/O INTERFACE DESIGN WITH ADAPTIVE
POWER-SUPPLY REGULATION,"Ph. D Thesis, Standford University, 2001
[37] Tyler J. Gomm, "DESIGN OF A DELAY-LOCKED LOOP WITH A DAC-CONTROLLED
ANALOG DELAY LINE,"Master Thesis, Idaho University, 2001
[38] Belal M. Helal, "A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-
Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance,"IEEE
J. Solid-State Circuits, vol. 43, no. 4 Apr. 2008
[39] Jaeha Kim, "Design of CMOS Adaptive-Bandwidth PLL/DLLs: A General Approach,"IEEE
TCAS-II, vol. 50, no. 11 Nov. 2003
[40] Amin Firoozshahian, "SMART MEMORIES: A RECONFIGURABLE MEMORY SYSTEM
ARCHITECTURE," Ph. D Thesis, 2008
[41] Elad Alon, "Replica Compensated Linear Regulators for Supply-Regulated Phase-Locked
Loops,"IEEE J. Solid-State Circuits, vol. 41, no. 2 Feb. 2006
[42] Sheng- Bin Lin, "A 500MHz Low-Jitter CMOS Frequency Synthesizer Using a Self-Biased
Wideband PLL Architecture,"Master thesis 2005
|