參考文獻 |
參考文獻
[1] Serial ATA Workgroup “SATA: High speed Serialized AT Attachment,” Revision 2.6, Feb. 2006.
[2] PCI Express™ Base Specification , Gen2 Rev 0.3, Jul. 27, 2005.
[3] Agilent Technologies “Jitter Fundamental & Measurement Technology,”.
[4] M. Aoyama, K. Ogasawara, and M. Sugawara “3Gbps, 5000ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for Serial ATA,” IEEE Symp. on VLSl Circuits Digest of Technical Papers 8-4, pp. 107-110, Jun. 2003.
[5] C. Emmerich “Introduction to Jitter,” Product Marketing Engineer, Wavecrest, Oct. 2001.
[6] Understanding Jitter, WAVECREST Corporation, 2001.
[7] Agilent Technologies “Jitter Fundamental & Measurement Technology,”.
[8] Agilent Technologies “Measuring Jitter in Digital Systems ,” Application Note 1448-1.
[9] B. Razavi, “Design of Integrated Circuit for Optical Communications,” McGraw-Hill Inc., International Edition, 2003.
[10] B. Razavi, “A study of phase noise in CMOS oscillators,” IEEE J. of Solid-State Circuit, vol. 31, no. 3, pp. 331-343, Mar. 1996.
[11] R. E. Best, “Phase-Locked Loops: Design, Simulation and Applications,” New York: McGraw-Hill, Fourth Ed., 1999.
[12] C.–H. Park et al., ”A low-noise, 900MHz VCO in 0.6μm CMOS,” IEEE J. of Solid-State Circuits, vol. 34, no. 5, pp. 586-591, May 1999.
[13] J. G. Maneatis and M. A. Horowitz, ”Precise delay generation using coupled oscillators,” IEEE Journal of Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
[14] B. Razavi, “Design of Integrated Circuit for Optical Communications,” McGraw-Hill Inc., International Edition, 2003
[15] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector,” IEEE J. of Solid-State Circuits, vol. 36, no. 5, pp. 761-767, May 2001
[16] Y. Miki, T. Saito, and H. Yamashita, et al. “A 50-mW/ch 2.5-Gb/s/ch data recovery circuit for the SFI-5 interface with digital eye-tracking,” IEEE J. of Solid-State Circuits, vol. 39, no. 4, pp. 613-621, Apr. 2004
[17] J. Kim and D.-K. Jeong, “Multi-gigabit-rate clock and data recovery
based on blind oversapmling,” IEEE Communications Magazine, vol. 41,
pp. 68-74, Dec. 2003.
[18] G. M. Yin, F. O. Eynde, and W. Sansen, “A high-speed CMOS comparator with 8-b resolution,” IEEE J. of Solid-State Circuits, vol. 27, no. 2, pp. 208-211, Feb. 1992.
[19] S. Sidiropoulos and M. A. Horowitz, “A semidigital dual delay-locked loop,” IEEE J. of Solid-State Circuits, vol. 32, no. 11, pp. 1683-1692, Nov. 1997.
[20] M. M. Green, “CMOS design techniques for 10 Gb/s optical transceivers,” IEEE Symp. on VLSl Circuits, pp. 209-212, May 2003.
[21] Anritsu “Ultra-Wideband Bias Tees Models K251 and V251,” Revision A, Jun. 2000.
[22] Y. Amamiya, S. Kaeriyama, et al. “A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2009, pp. 358-359, 359a.
[23] P. Larsson, “A 2-1600 MHz CMOS clock recovery PLL with low-Vdd capability,” IEEE J. of Solid-State Circuits, vol. 34, no. 12, pp. 1951-1960, Dec. 1999.
[24] J. Lee, K. S. Kundert, and B. Razavi, “Analisis and modeling of bang-bang clock and data recovery circuits,“ IEEE J. of Solid-State Circuits, vol. 39, pp. 1571-1580, Sep. 2004.
[25] M. Y. He and J. Poulton, “A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver,” IEEE J. of Solid-State Circuits, vol. 41, no. 3, pp. 597-606, Mar. 2006.
[26] M. van Ierssel, A. Sheikholeslami, H. Tamura, and W.W. Walker, “A 3.2 Gb/s CDR using semi-blind oversampling to achieve high jitter yolerance,“ IEEE J. of Solid-State Circuits, vol. 42, no. 10, pp. 2224-2234, Oct. 2007.
[27] P. K. Hanumol, G. Y. Wei, and U. K. Moon, “A wide-tracking range clock and data recovery circuit,” IEEE J. of Solid-State Circuits, vol. 43, no. 2, pp. 425-439, Feb. 2008.
[28] Y.-S. Seo, J.-W. Lee, H.-J.g Kim, C. Yoo, J.-J. Lee, and C.-S. Jeong, “A 5-Gbit/s clock and data recovery circuit with 1/8-rate linear phase detector in 0.18μm CMOS technology,” IEEE Trans. on Circuits and Systems II, vol. 56, pp. 6-10, Jan. 2009.
[29] Song , Jun-Yong Kwon , Oh-Kyong, “Clock- and data-recovery circuit with independently controlled eye-tracking loop for high-speed graphic DRAMs,” IEEE Trans. on Circuits and Systems II, vol. 58, no. 7 ,pp. 422-426, Jul. 2011.
|