參考文獻 |
[1] Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, IEEE Std. 802.11a-1999, Sep. 1999.
[2] C. L. Wang and C. H. Chang, “A Novel DHT-based FFT/IFFT Processor for ADSL Transceivers,” in Proc. of IEEE International Symp. on Circuits System, May 1999, pp. 51-54.
[3] VDSL Alliance Draft Standard Proposal, Apr. 1999.
[4] J. R. Choi, S. B. Park, D. S. Han, and S. H. Park, “A 2048 Complex Point FFT Architecture for Digital Audio Broadcasting System,” in Proc. of IEEE International Symp. on Circuits System, May 2000, pp. 693-696.
[5] DVB, Framing Structure, Channel Coding and Modulation for Digital Terrestrial Television, ETSI EN 300 744 v1.4.1, Jan. 2001.
[6] A. F. Molisch, “Ultrawideband Propagation Channels Theory, Measurement, and Modeling,” IEEE Trans. on Vehicular Technology, vol. 54, pp. 1528-1545, Sep. 2005.
[7] IEEE P1901 Draft Standard for Broadband over Power Line Networks: Medium Access Control and Physical Layer Specifications Draft 4.01, Aug. 2010.
[8] WiMAX forum, [Online]. Available: http://www.wimaxforum.org/
[9] The 3rd Generation Partnership Project (3GPP), [Online]. Available: http://www.3gpp.org/ftp/Specs/html-info/36-series.htm
[10] L. F. Chen, Y. Chen, L. C. Chien, Y. H. Ma, C. H. Lee, Y. W. Lin, C. C. Lin, H. Y. Liu, T. Y. Hsu, and C. Y. Lee, “A 1.8V 250mW COFDM Baseband Receiver for DVB-T/H Applications,” in Proc. of IEEE International Conf. on Solid-State Circuits (ISSCC), Dig. Tech. Papers, Feb. 2006, pp. 1002-1011.
[11] C. F. Hsiao, Y. Chen, and C. Y. Lee, “A Generalized Mixed-radix Algorithm for Memory-based FFT Processors,” IEEE Trans. Circuits and Systems II, Express Briefs, vol. 57, pp. 26-30, Jan. 2010.
[12] G. Zhong, F. Xu, and A. N. Willson, “A Power-Scalable Reconfigurable FFT/IFFT IC Based on a Multi-Processor Ring,” IEEE J. of Solid-State Circuits, vol. 41, pp. 483-495, Feb. 2006.
[13] S. He and M. Torkelson, “Designing Pipeline FFT Processor for OFDM (de)modulation,” in Proc. of International Symp. on Signal, Systems and Electronics, Sept. 1998, pp. 257-262.
[14] W. Li and L. Wanhammer, “A Pipeline FFT Processor,” in Proc. of Workshop Signal Processing Systems Design and Implementation, Oct. 1999, pp. 654-662.
[15] Y. T. Lin, P. Y. Tsai, and T. D. Chiueh, “Low-power Variable-length Fast Fourier Transform Processor,” in Proc. of IEE Comput. Digit. Technol., vol. 152, pp. 499-506, Jul. 2005.
[16] Y. W. Lin and C. Y. Lee, “Design of an FFT/IFFT Processor for MIMO-OFDM Systems,” IEEE Trans. on Circuits Systems I, Regular Papers, vol. 54, pp. 807-815, Apr. 2007.
[17] C. K. Chang, C. P. Hung, and S. G. Chen, “An Efficient Memory-based FFT Architecture,” in Proc. of IEEE International Symp. on Circuits and Systems, May 2003, pp. 129-132.
[18] B. G. Jo and M. H. Sunwoo, “New Continuous-flow Mixed-radix (CFMR) FFT Processor Using Novel In-place Strategy,” IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 52, pp. 911-919, May 2005.
[19] B. M. Bass, “A Low-power, High-performance, 1024-point FFT Processor,” IEEE J. of Solid-State Circuits, vol. 34, pp. 380-387, Mar. 1999.
[20] G. Bi and E. V. Jones, “A Pipelined FFT Processor for Word Sequence Data,” IEEE Trans. on Acoust. Speech Signal Processing, vol. 37, pp. 1982-1985, Dec. 1989.
[21] Y. N. Chang and K. K. Parhi, “An Efficient Pipelined FFT Architecture,” IEEE Trans. on Circuits and System II, Analog and Digital Signal Processing, vol. 50, pp. 322-325, Jun. 2003.
[22] E. Bibetm D. Castelain, C. Joanblanq, and P. Senn, "A Fast Single-chip Implementation of 8192 Complex Points FFT," IEEE J. of Solid-State Circuits, vol.20, pp.205-300, Mar. 1995.
[23] Y. W. Lin, H. Y. Liu, and C. Y. Lee, “A Dynamic Scaling FFT Processor for DVB-T Applications,” IEEE J. of Solid-State Circuits, vol. 39, pp. 2005-2013, Nov. 2004.
[24] C. L. Wang and C. H. Chang, “A New Memory-based FFT Processor for VDSL Transceivers,” in Proc. of IEEE International Symp. on Circuits and Systems, May 2001, pp. 670-673.
[25] C. L. Wey, S. Y. Lin, and W. C. Tang, “Efficient Memory-Based FFT Processors for OFDM Applications,” in Proc. of IEEE International Conf. on Electro/ Information Technology (EIT), May 2007, pp. 345-350.
[26] Y. N. Chang, “An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design,” IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 55, pp. 1234-1238, Dec. 2008.
[27] L. Yang, K. Zhang, H. Liu, J. Huang, and S. Huang, “An Efficient Locally Pipelined FFT Processor,” IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 53, pp. 585-589, Jul. 2006.
[28] C. Cheng and K. K. Parhi, “High-throughput VLSI Architecture for FFT Computation,” IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 54, pp. 863-867, Oct. 2007.
[29] L. Jia, Y. Gao, and H. Tenhunen, “A Pipelined Shared-memory Architecture for FFT Processor,” in Proc. of IEEE 42nd Midwest Symp. on Circuits Systems, Aug. 1999, pp. 804-807.
[30] R. Radhouane, P. Liu, and C. Modlin, “Minimizing the Memory Requirement for Continuous Flow FFT Implementation: Continuous Flow Mixed Mode FFT (CFMM-FFT),” in Proc. of IEEE International Symp. on Circuits and Systems, May 2000, pp. 116-119.
[31] D. Veithen, P. Spruyt, T. Pollet, M. Peeters, S. Braet, O. Van de Wiel, and H. Van De Weghe, “A 70 Mb/s Variable-rate DMT-based Modem for VDSL,” in Proc. of IEEE International Solid-State Circuits Conf. (ISSCC), Feb. 1999, pp.248-249.
[32] C. F. Hsiao, Y. Chen, and C. Y. Lee, “A Generalized Mixed-radix Algorithm for Memory-based FFT Processors,” IEEE Trans. on Circuits and Systems II, Express Briefs, vol. 57, pp. 26-30, Jan. 2010.
[33] S. Y. Lee, C. C. Chen, C. C. Lee, and C. J. Cheng, “A Low-power VLSI Architecture for a Shared-memory FFT Processor with a Mixed-radix Algorithm and a Simple Memory Control Scheme,” in Proc. of IEEE International Symp. on Circuits and Systems, May 2006, pp. 157-160.
[34] J. Y. Yu and Y. Li, “An Efficient Conflict-free Parallel Memory Access Scheme for Dual-butterfly Constant Geometry Radix-2 FFT Processor,” in Proc. of International Conf. on Signal Processing, Oct. 2008, pp. 458-461.
[35] W. Chao and H. Y. Peng, “Twin Butterfly High Throughput Parallel Architecture FFT Algorithm,” in Proc. of International Symp. on Information Science and Engineering, Dec. 2008, pp. 637-640.
[36] D. Reisis and N. Vlassopoulos, “Conflict-free Parallel Memory Accessing Techniques for FFT Architectures,” IEEE Trans. on Circuits and Systems I, Regular Papers, vol. 55, pp. 3438–3447, Dec. 2008.
[37] Telecommuications Technology Association, “Specifications for 2.3GHz Band Portable Internet Service,” TTAS.KO-06.0064, Jun. 2004.
[38] Y. T. Hwang, Y. J. Chen, and W. D. Chen, “Scalable FFT Kernel Designs for MIMO OFDM Based Communication Systems, “in Proc. of IEEE International Conf. on TENCON, Oct. 2007, pp.1-4.
[39] C. T. Lin, Y. C. Yu, and L. D. Van, “Cost-Effective Triple-mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor, “IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 16, pp. 1058-1071, Aug. 2008.
[40] A. A. Ghouwayel and Y. Louet, “FPGA Implementation of a Reconfigurable FFT for Multi-standard Systems in Software Radio Context, “IEEE Trans. on Consumer Electronic, vol.55, pp. 950-958, May 2009.
[41] A. T. Jacobson, D. N. Truong, and B. M. Baas, “The Design of a Reconfigurable Continuous-flow Mixed-radix FFT Processor, “in Proc. of IEEE International Symp. on Circuits and Systems, May 2009, pp. 1133-1136.
[42] H. Liu, W. Pan, and S. S. Lin, “A New Fabric of Reconfigurable FFT Processor for High-speed and Low-cost System, “in Proc. of IEEE International Conf. on Machine Learning and Cybernetics, Jul. 2008, pp. 3525-3529.
[43] E. Bibet, D. Castelain, C. Joanblanq, and P. Senn, “A Fast Single-chip Implementation of 8192 Complex Point FFT,” IEEE J. of Solid-State Circuits, vol. 30, pp. 300-305, Mar. 1995.
[44] J. Melander, “Design of SIC FIT Architectures”, Linkoping Studies in Science and Technology, Linkopinz University, May 1997.
[45] J. Melander, T. Widhe, K. Palmkvist, M. Vesterbacka, and L. Wanhammar, “An FFT Processor Based on the SIC Architecture with Asynchronous PE,” in Proc. of IEEE 39th Midwest Symp. on Circuits and Systems, Aug. 1996, pp. 1313-1316.
[46] L. G. Johnson, “Conflict Free Memory Addressing for Dedicated FFT Hardware,” IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, pp.312-316, May 1992.
[47] H. F. Lo, M. D. Shieh, and C. M. Wu, “Design of an Efficient FFT Processor for DAB System,” in Proc. of IEEE International Symp. on Circuits and Systems, May 2001, pp. 654-657.
[48] C. H. Chang, C. L. Wang, and Y. T. Chang, “Efficient VLSI Architectures for Fast Computation of the Discrete Fourier Transform and Its Inverse,” IEEE Trans. on Signal Processing, vol. 48, pp. 3206-3216, Nov. 2000.
[49] C. L. Wang and C. H. Chang, “A New Memory-Based FFT Processor for VDSL Transceivers,” in Proc. of IEEE International Symp. on Circuits and Systems, May 2001, pp. 670-673.
[50] B. S. Kim and L. S. Kim, “Low Power Pipelined FFT Architecture for Synthetic Aperture Radar Signal Processing,” in Proc. IEEE Midwest Symp. on Circuits and Systems, Aug. 1996, pp. 1367-1370.
[51] M. M. Jamali, S. C. Kwatra, and D. H. Shetty, “Module Generation Based VLSI Implementation of A Demultiplexer for Satellite Communications,” in Proc. of IEEE International Symp. on Circuits and Systems, May 1996, pp. 364-367.
[52] A. Delaruelle, J. huisken, J. van Loon, and F. Welten, “A Channel Demodulator IC for Digital Audio Broadcasting” in Proc. of IEEE Custom Integrated Circuits Conf., May 1994, pp. 47-50.
[53] J. A. Huisken, F. A. M. van de Laar, M. J. G. Bekooij, G. C. H. Gielis, P. W. F. Gruijters, and F. P. J. Welten, “A Power-efficient Single-chip OFDM Demodulator and Channel Decoder for Multimedia Broadcasting,” IEEE J. of Solid-State Circuits, vol. 33, pp. 1793-1798, Aug. 2002.
[54] W. Eberle, M. Badaroglu, V. Derudder, S. Thoen, P. Vandenameele, L. Van der Perre, M. Vergara, B. Gyselinckx, M. Engels, and I. Bolsens, “A Digital 80 Mb/s OFDM Transceiver IC for Wireless LAN in the 5 GHz Band,” in Proc. of IEEE International Solid-State Circuits Conf. (ISSCC), Feb. 2000, pp. 74-75.
[55] M. C. Pease, “Organization of Large Scale Fourier Processors,” J. of Assoc. Mach. Comput., vol. 16, pp. 474-482, Jul. 1969.
[56] D. Cohen, “Simplified Control of FFT Hardware,” IEEE Trans. on Acoust., Speech Signal Processing, vol. ASSP-24, pp. 577-579, Dec. 1976.
[57] Y. T. Ma, “An Effective Memory Addressing Scheme for FFT Processors,” IEEE Trans. on Signal Processing, vol. 47, pp. 907-911, Mar. 1999.
[58] Y. T. Ma, “A Fast Address Generation Scheme for FFT Processors,” Chin. J. Comput., vol. 17, pp. 505-512, Jul. 1994.
[59] Y. T. Ma and L. Wanhammar, “A Hardware Efficient Control of Memory Addressing for High-Performance FFT Processors,” IEEE Trans. on Signal Processing, vol. 48, pp. 917-921, Mar. 2000.
[60] Y. Wang, Y. Tang, Y. Jiang, J. Chung, S. Song, and M. Lim, “Novel Memory Reference Reduction Methods for FFT Implementations on DSP Processors,” IEEE Trans. on Signal Processing., vol. 55, pp. 2338-2349, May 2007.
[61] P. Atanes, A. Arrind, G. Prieto, P. Angueira, M. M. Velez, and Prieto, “MIMO Performance of the Next Generation DVB-T,” in Proc. of IEEE Conf. on Vehicular Technology, Apr. 2009, pp. 1-5.
[62] XAVi Technologies Corp., [Online]. Available: http://www.xavi.com.tw
[63] D. Liu, A. Nilsson, D. Wu, J. Eiler, and E. Tell, “Bridging Dream and Reality: Programmable Baseband Processor for Software-defined radio,” IEEE Comm. Mag., vol. 47, pp. 134-140, Sept. 2009.
[64] A. F. Molisch, “Ultrawideband Propagation Channels Theory, Measurement, and Modeling,” IEEE Trans. on Vehicular Technology, vol. 54, pp. 1528-1545, Sep. 2005.
[65] Wisair Corp., [Online]. Available: http://www.wisair.com/
[66] Staccato Communications, Inc., [Online]. Available: http://www.staccatocommunications.com/
[67] A. Batra, J. Balakrishnan, and A. Dabak, “Multi-band OFDM: A New Approach for UWB,” in Proc. of International Symp. on Circuits and Systems, May 2004, pp. 365-368.
[68] L. H. Jia, Y. H. Gao, J. Isoaho, and H. Tenhunen, “A New VLSI Oriented FFT Algorithm and Implementation,” in Proc. of 11th Annual IEEE International ASIC Conf., Sep. 1998, pp. 337-341.
[69] Y. W. Lin, H. Y. Liu, and C. Y. Lee, “A 1-GS/s FFT/IFFT Processor for UWB Applications,” IEEE J. of Solid-State Circuits, vol. 40, pp. 1726-1735, Aug. 2005.
[70] ETSI, “Digital Video Broadcasting (DVB); Framing Structure, Channel Coding and Modulation for A Second Generation Digital Terrestrial Television Broadcasting System (DVB-T2),” ETSI EN 302 755 V1.1.1, 2009.
[71] S. W. Yu and E. E. Swartzlander, Jr., “A Pipelined Architecture for the Multidimensional DFT,” IEEE Trans. on Signal Processing, vol. 49, pp. 2096-2102, Sep. 2001.
[72] A. M. El-Khashab and E. E. Swartzlander, Jr., “A Modular Pipelined Implementation of Large Fast Fourier Transforms,” in Proc. of the Thirty-Sixth Asilomar Conf. on Signals, Systems and Computers, Nov. 2002, pp. 995-999.
[73] H. Chen, Q. Wu, Z. Ciao, and H. Wan, “A Pipelined Memory-efficient Architecture for Ultra-long Variable Size FFT Processors,” in Proc. of International Conf. on Computer Science and Information Technology (ICCSIT), Aug. 2008, pp. 357-316.
[74] O. A. Adeniran, A. Demosthenous, C. Clifton, S. Atungsiri, and R. Soin, “A CMOS low-power ADC for DVB-T and DVB-H systems,” in Proc. of the 2004 International Symp. on Circuits and Systems (ISCAS), May 2004, pp. 23-26.
[75] L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, “A New VLSI-oriented FFT Algorithm and Implement,” in Proc. of 11th Annu. IEEE International ASIC Conf., Sep. 1998, pp. 337-341.
[76] C. C. Wang, J. M. Huang, and H. C. Cheng, “A 2K/8K Mode Small-area FFT Processor for OFDM Demodulation of DVB-T Receivers,” IEEE Trans. on Consumer Electronics, vol. 51, pp. 28-32, Feb. 2005.
[77] H. Y. Lee and I. C. Park, “Balanced Binary-Tree Decomposition for Area-Efficient Pipelined FFT Processing,” IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 54, pp. 889-900, Apr. 2007.
[78] S. Chen, Y. Yu, B. Chen, S. Lai, Y. Zhang, and C. Wang, “Design of a 128-point Fourier Transform Chip for UWB applications,” in Proc. of 8th International Conf. on Solid-State and Integrated Circuit Technology, Oct. 2006, pp. 1957-1959.
[79] J. Lee and H. Lee, “A High-speed Two-parallel Radix-24 FFT/IFFT Processor for MB-OFDM UWB Systems,” IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, vol. E91-A, pp. 1206-1211, Apr. 2008.
[80] P. Y. Tsai and C. Y. Lin, “A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors with Rescheduling,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 19, pp. 2290-2302, Dec. 2011.
[81] X. Xiao, E. Oruklu, and J. Saniie, “An Efficient FFT Engine with Reduced Addressing Logic,” IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 55, pp. 1149-1153, 2008.
[82] X. Li, Z. Lai, and J. Cui, “A Low Power and Small Area FFT Processor for OFDM Demodulator,” IEEE Trans. on Consumer Electronics, vol. 53, pp. 274-277, May 2007.
[83] C. L. Wey, S. Y. Lin, and W. C. Tang, “Efficient VLSI Implementation of Memory-Based FFT Processors for DVB-T Applications,” in Proc. of IEEE Computer Society Annual Symp. on VLSI (ISVLSI), Mar. 2007, pp. 98-106.
[84] J. C. Kuo, C. H. Wen, C. H. Lin, and A. Y. Wu, “VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-based Communication Systems,” Special Issue on Signal Processing for Broadband Access Systems: Techniques and Implementations, EURASIP Journal on Applied Signal Processing, vol. 2003, pp. 1306-1316, Dec. 2003.
[85] B. M. Baas, “A Low-Power, High-Performance, 1024-point FFT Processor,” IEEE Journal of Solid-State Circuit, vol. 34, pp. 380-387, Mar. 1999.
[86] L. H. Jia, Y. H. Gao, and H. Tenhunen, “A Pipelined Shared-Memory Architecture for FFT Processors,” in Proc. of IEEE Midwest Symp. on Circuits and Systems, Aug. 1999, pp. 804-807.
[87] W. C. Yeh and C. W. Jen, “High-speed and Low-power Split-radix FFT,” IEEE Trans. on Signal Processing, vol. 51, pp. 864-874, Mar. 2003.
[88] B. M. Baas, “A Generalized Cached-FFT Algorithm,” in Proc. of IEEE International Conf. on Acoustics, Speech, and Signal Processing (ICASSP), Mar. 2005, pp. v/89-v/92.
[89] A. Kumar and L. N. Bhuyan, “Parallel FFT Algorithms for Cache Based Shared Memory Multiprocessors,” in Proc. of International Conference on Parallel Processing (ICPP), Aug. 1993, pp. 23-27.
[90] Y. T. Ma, “A VLSI-Oriented Parallel FFT Algorithm,“ IEEE Trans. on Signal Processing, vol. 44, pp. 445-448, Feb. 1996.
[91] E. J. Candes and M. B. Wakin, “An Introduction To Compressive Sampling,” IEEE Signal Processing Magazine, vol. 25, pp. 21-30, Mar. 2008.
[92] H. T. Kung, C. K. Lin, and D. Vlah, “CloudSense: Continuous Fine-Grain Cloud Monitoring With Compressive Sensing,” in Proc. of 3rd USENIX Workshop on Hot Topics in Cloud Computing (HotCloud), Jun. 2011.
[93] H. C. Chen and H. T. Kung, “Separation-based Joint Decoding in Compressive Sensing,” in Proc. of 20th IEEE International Conference on Computer Communication and Networks (ICCCN), Aug. 2011.
[94] H. T. Kung and S. Tarsa, “Partitioned Compressive Sensing with Neighbor-Weighted Decoding,” in Proc. of Military Communications Conference (MILCOM), Nov. 2011.
[95] F. J. Herrmann, “Seismic Deconvolution by Atomic Decomposition: A Parametric Approach with Sparseness Constraints,” J. of Integrated Computer-Aided Engineering, vol. 12, pp. 69-90, Jan. 2005.
[96] D. Baron, M. B. Wakin, M. F. Duarte, S. Sarvotham, and R. G. Baraniuk, “Distributed Compressed Sensing,” 2005, Preprint.
[97] E. Candes and T. Tao, “Decoding by Linear Programming,” IEEE Trans. on Information Theory, vol. 51, pp. 4203-4215, Dec. 2005.
|