參考文獻 |
[1] J. F. Bulzacchelli, M. Meghelli, S. V. Rylov, W. Rhee, A. V. Rylyakov, H. A. Ainspan, B. D. Parker, M. P. Beakes, A. Chung, T. J. Beukema, P. K. Pepeljugoski, L. Shan, Y. H. Kwark, S. Gowda, and D. J. Friedman, “A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 41, no.12, pp. 2885–2900, Dec. 2006.
[2] V. Balan, J. Caroselli, J. G. Chern, C. Chow, R. Dadi, C. Desai, L. Fang, D. Hsu, P. Joshi, H. Kimura, C. Y. Liu, T. W. Pan, R. Park, C. You, Y. Zeng, E. Zhang, and F. Zhong, “A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization,” IEEE J. Solid-State Circuits, vol. 40, no.9, pp. 1957–1967, Sep. 2005.
[3] Z. Lin, A. Carpenter, B. Ciftcioglu, A. Garg, M. Huang, and H. Wu, “Injection-locked clocking: a low-power clock distribution scheme for high-performance microprocessors,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 9, pp. 1251–1256, Sep. 2008.
[4] B. Kaminska, “BIST means more measurement options for designers,” News EDN, pp. 161–166, Dec. 2000.
[5] T. Rahkonen and J. Kostamovaara, “The use of stabilized CMOS delay lines for the digitization of short time intervals,” IEEE J. Solid-State Circuits, vol. 28, no.8, pp. 887–894, Aug. 1993.
[6] S. Sunter and A. Roy, “BIST for phase-locked loops in digital applications,” in Proc. IEEE Int. Test Conf., 1999. pp. 532–540.
[7] A. Chan and G. Roberts, “A jitter characterization system using a component-invariant vernier delay line,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no.1, pp. 79–95, Jan. 2004.
[8] S. Tabatabaei and A. Ivanov, “Embedded timing analysis: a SoC infrastructure” IEEE Des. Test Comput., vol. 19, no.3, pp. 22–34, May–Jun. 2002.
[9] K. Nose, M. Kajita, and M. Mizuno, “A 1-ps resolution jitter measurement macro using interpolated jitter oversampling,” IEEE J. Solid-State Circuits, vol. 41, no.12, pp. 2911–2920, Dec. 2006.
[10] S.-Y. Jiang, K.-H. Cheng, and P.-Y. Jian, “A 2.5-GHz built-in jitter measurement system in a serial-link transceiver,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no.12, pp. 1698–1708, Dec. 2009.
[11] T. Hashimoto, Hirotaka. Yamazaki, A. Muramatsu, T. Sato, and A. Inoue, “Time-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement,” in Proc. IEEE Symp. on VLSI, 2008, pp. 166–167.
[12] R. Rashidzadeh, M. Ahmadi, and W. C. Miller, “An all-digital self-calibration method for a vernier-based time-to-digital converter,” IEEE Trans. Instrum. Meas., vol. 59, no. 2, pp.463–469, Feb. 2010.
[13] R. Rashidzadeh, R. Muscedere, M. Ahmadi, and W. C. Miller, “A Delay Generation Technique for Narrow Time Interval Measurement,” IEEE Trans. Instrum. Meas., vol. 58, no. 7, pp.2245–2252, Jul. 2009.
[14] N. Soo, “Jitter measurement techniques,” Pericom, Application Brief AB36, pp. 1–3, Nov. 2000.
[15] S. Drago, D. M. W. Leenaerts, B. Nauta, F. Sebastiano, K. A. A. Makinwa, and L. J. Breems, “A 200 uA duty-cycled PLL for wireless sensor nodes in 65 nm COMS,” IEEE J. Solid-State Circuits, vol. 45, no. 7, pp. 1305–1315, Jul. 2010.
[16] E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto, and F. Svelto , “A 3 GHz fractional all-digital PLL with a 1.8 MHz bandwidth implementing spur reduction techniques,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 824–834, Mar. 2009.
[17] S.-Y. Yang, W.-Z. Chen, and T.-Y. Lu, “A 7.1 mW, 10 GHz all digital frequency synthesizer with dynamically reconfigured digital loop filter in 90 nm COMS technology,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 578–586, Nov. 2010.
[18] T. Tokairin, M. Okada, M. Kitsunezuka, T. Maeda, and M. Fukaishi, “A 2.1-to-2.8 GHz all-digital frequency synthesizer with a time-windowed TDC,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010. pp. 470–471.
[19] M. Zanuso, S. Levantino, C. Samori, and A. Lacaita, “A 3 MHz-BW 3.6 GHz digital fractional-n PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 476–477.
[20] C. Weltin-Wu, E. Temporiti, D. Baldi, M. Cusmai, and F. Svelto, “A 3.5 GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 468–469.
[21] R. Tonietto, E. Zuffetti, R. Castello, and I. Bietti, “A 3 MHz bandwidth low noise RF all digital PLL with 12 ps resolution time to digital converter,” IEEE European Solid-State Circuits Conf., 2006, pp. 150–153.
[22] A. V. Rylyakov, J. A. Tierno, D. Z. Turker, J.-O. Plouchart, H. A. Ainspan, and D. Friedman, “A modular all-digital PLL architecture enabling both 1-to-2 GHz and 24-to-32 GHz operation in 65 nm CMOS,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2008. pp. 516–632.
[23] J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, “A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI,” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 42–51, Jan. 2008.
[24] K.-H. Choi, J.-B. Shin, J.-Y. Sim, and H.-J. Park, “An interpolating digitally controlled oscillator for a wide-range all-digital PLL,” IEEE Trans. Circuits Syst. I, Reg. papers, vol.56, no. 9, pp. 2055–2063, Sep. 2009.
[25] J. Lin, B. Haroun, T. Foo, J.-S. Wang, B. Helmick, S. Randall, T. Mayhugh, C. Barr, and J. Kirkpatric, “A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90nm CMOS process,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, pp. 488–489.
[26] W. Liu, W. Li, P. Ren, C. Liu, S. Zhang, and Y. Wang, “A PVT tolerant 10 to 500 MHz all-digital phase-locked loop with coupled TDC and DCO,” IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 314–321, Feb. 2010.
[27] I.-C. Hwang, S.-H. Song, and S.-W. Kim, “A digitally controlled phase-locked loop with a digital phase-frequency detector for fast acquisition,” IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1574–1581, Oct. 2001.
[28] T. Olsson and P. Nilsson, “A digitally controlled PLL for SoC applications,” IEEE J. Solid-State Circuits, vol. 39, no. 5, pp.751–760, May 2004.
[29] C.-C. Chung and C.-Y. Lee, “An all-digital phase-locked loop for high-speed clock generation,” IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 347–351, Feb. 2003.
[30] P.-L. Chen, C.-C. Chung, J.-N. Yang, and C.-Y. Lee, “A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1275–1285, Jun. 2006.
[31] J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, “An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors,” IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 412–422, Apr. 1995.
[32] V. Kratyuk, P. K. Hanumolu, K.Ok, U.-K. Moon, and K. Mayaram, “A digital PLL with a stochastic time-to-digital converter,” IEEE Trans. Circuits Syst. I, Reg. papers, vol.56, no. 8, pp. 1612–1620, Aug. 2009.
[33] L. Xiu, W. Li, J. Meiners, and R. Padakanti, “A novel all-digital PLL with software adaptive filter,” IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 476–483, Mar. 2004.
[34] S.-Y. Lin and S.-I. Liu, “A 1.5 GHz all-digital spread-spectrum clock generator,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3111–3119, Nov. 2009.
[35] P.-H. Hsieh, J. Maxey, and C.-K. K. Yang, “A phase-selecting digital phase-locked loop with bandwidth tracking in 65-nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 781–792, Apr. 2010.
[36] W. Grollitsch, R. Nonis, and N. D. Dalt, “A 1.4 psrms-period-jitter TDC-less fractional-n digital PLL with digitally controlled ring oscillator in 65 nm CMOS,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 478–479.
[37] H.-J. Hsu and S.-Y. Huang, “A low-jitter ADPLL via a suppressive digital filter and interpolation-based locking scheme,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no.1, pp. 165–170, Jan. 2011.
[38] H.-Y. Huang, J.-C. Liu, and K.-H. Cheng, “All-digital PLL using pulse-based DCO,” IEEE Int. Conf. on Electronics, Circuits and Systems, 2007, pp. 1268–1271.
[39] International Technology Roadmap for Semiconductors (ITRS), (2010). ITRS repot – 2010 update. Available:
http://www.itrs.net/Links /2010ITRS/ Home2010.htm
[40] M. S.-W. Chen, D. Su, and S. Mehta, “A calibration-free 800 MHz fractional-n digital PLL with embedded TDC,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 472–473.
[41] M. Lee, M. E. Heidari, and A. A. Abidi, “A low-noise wideband digital phase-locked loop based on a coarse–fine time-to-digital converter with subpicosecond resolution,” IEEE J. Solid-State Circuits, vol. 44, no.10, pp. 2808–2816, Oct. 2009.
[42] K.-H. Cheng, J.-C. Liu, C.-Y. Cang, S.-Y. Jiang, and K.-W. Hong, “Built-in jitter measurement circuit with calibration techniques for a 3-ghz clock generator,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.19, no.8, pp.1325–1335, Aug. 2011.
[43] M. Lee and A. A. Abidi, “A 9 b, 1.25 ps resolution coarse–fine time-to-digital converter in 90 nm CMOS that amplifies a time residue,” IEEE J. Solid-State Circuits, vol. 43, no.4, pp. 769–777, Apr. 2008.
[44] G. W. Roberts and M. Ali-Bakhshian, “A brief introduction to time-to-digital and digital-to-time converters,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 3, pp. 153–157, Mar. 2010.
[45] T. Xia and J.-C. Lo, “Time-to-voltage converter for on-chip jitter measurement,” IEEE Trans. Instrum. Meas., vol. 52, no. 6, pp.1738–1748, Dec. 2003.
[46] S. Sunter and A. Roy, “On-chip digital jitter measurement, from megahertz to gigahertz,” IEEE Des. Test Comput., vol. 21, no.4, pp. 314–321, Jul.–Aug. 2004.
[47] S. Narendra, J. Tschanz, J. Hofsheier, B. Bloechel, S. Vangal, Y. Hoskote, S. Tang, D. Somasekhar, A. Keshavarzi, V. Erraguntla, G. Dermer, N. Borkar, S. Borkar, and V. De, “Ultra-low voltage circuits and processor in 180 nm to 90 nm technologies with a swapped-body biasing technique” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, pp. 156–157.
[48] V. Kratyuk, P. K. Hanumolu, U.-K. Moon, and K. Mayaram, “A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no. 3, pp. 247–251, Mar. 2007.
[49] C.-H. Lee, K. McClellan, and J. Choma Jr., “A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter,” IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1453–1463, Oct. 2001.
[50] X. Gao, E. Klumperink, P. Geraedts, and B. Nauta, “Jitter analysis and a benchmarking figure-of-merit for phase-locked loops,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no. 3, pp. 117–121, Feb. 2009.
[51] M. Mansuri and C.-K. K. Yang, “A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation,” IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1804–1812, Nov. 2003.
[52] A. Arakali, S. Gondi, and P. K. Hanumolu, “A 0.5-to-2.5 GHz supply-regulated PLL with noise sensitivity of -28 dB,” IEEE Custom Int. Circuits Conf, 2008. pp. 443–446.
[53] A. Arakali, N. Talebbeydokthi, S. Gondi, and P. K. Hanumolu, “Supply-noise mitigation techniques in phase-locked loops,” IEEE European Solid-State Circuits Conf., 2008, pp. 374–377.
[54] T. Toifl, C. Menolfi, P. Buchmann, M. Kossel, T. Morf, and M. L. Schmatz, “A 1.25–5 GHz clock generator with high-bandwidth supply-rejection using a regulated-replica regulator in 45-nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 2901–2910, Nov. 2009.
[55] A. Matsumot, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Dosho, “A design method and developments of a low-power and high-resolution multiphase generation system,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 831–843, Apr. 2008.
[56] K.-H. Kim, Y.-S. Sohn, C.-K. Kim, M. Park, D.-J. Lee, W.-S. Kim, and C. Kim, “A 20-Gb/s 256-Mb DRAM with an inductorless quadrature PLL and a cascaded pre-emphasis transmitter,” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 127–134, Jan. 2006.
[57] H.-Y. Huang and F.-C. Tasi, “Analysis and optimization of ring oscillator using sub-feedback scheme,” IEEE Int. Symp. on Design and Diagnostics of Electronic Circuits and Syst., 2009, pp. 28–29.
[58] L. Sun, T. Kwasniewski, and K. Iniewski, “A quadrature output voltage controlled ring oscillator based on three-stage sub-feedback loops,” IEEE Int. Symp. Circuits and Syst., 1999, pp. 176–179.
[59] K.-H. Cheng, C.-C. Hu, J.-C. Liu, and H.-Y. Huang, “A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop,” IEEE Int. Symp. on Design and Diagnostics of Electronic Circuits and Syst., 2010, pp. 285–288.
[60] M. Oulmane and G. W. Roberts, “A CMOS time amplifier for femto-second resolution timing measurement,” in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 1416–1420.
[61] T. Xia, H. Zheng, J. Li, and A. Ginawi, “ Self-refereed on-chip jitter measurement circuit using vernier oscillators,” in Proc. IEEE Comput. Soc. Annu. Symp. on VLSI, 2005, pp. 218–223.
[62] J. C. Hsu and C. C. Su, “BIST for measuring clock jitter of charge-pump phase-locked loops,” IEEE Trans. Instrum. Meas., vol. 57, no. 2, pp.276–284, Feb. 2008.
[63] K.-H. Cheng, J.-C. Liu, H.-Y. Huang, Y.-L. Li, and Y.-J. Jhu, “A 6 GHz built-in jitter measurement circuit using multi-phase sampler,” IEEE Trans. on Circuits and Syst. II, Exp. Briefs, vol.19, no.58, pp.492–496, Aug. 2011.
[64] K.-F. Un, P.-I. Mak, and R. P. Martins, “Analysis and design of open-loop multiphase local-oscillator generator for wireless applications,” IEEE Trans. Circuits Syst. I, Reg. papers, vol. 57, no. 5, pp. 970–981, May 2010.
|