具適應性漣波控制器之磁滯降壓型轉換器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：9

、訪客IP：18.116.118.244

姓名

李澤彥(Ze-Yan Li) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

具適應性漣波控制器之磁滯降壓型轉換器
(A Fast Hysteretic Buck Converter with Adaptive Ripple Contrller)

相關論文

★ 用於類比/混和訊號積體電路可靠度增強的加壓測試	★ 應用於電容陣列區塊之維持比值良率的通道繞線法
★ 高速無進位除法器設計	★ 以正交分頻多工系統之同步的高效能內插法技術
★ 增強CMOS鎖相迴路可靠度	★ 適用於地面式數位電視廣播系統之平行架構記憶體式快速傅立葉轉換處理器設計
★ 對於長解碼長度可降低其記憶體使用的低密度同位檢查碼解碼器設計	★ 單級降壓式功因修正轉換器之探索
★ 設計具誤差消除機制之串疊式三角積分調變器	★ 交換電容式類比電路良率提升之設計方法
★ 使用分級時序記憶實作視角無關手勢辨識問題	★ 部分平行低密度同為元檢查碼解碼器設計
★ 應用於無線通訊系統之同質性可組態記憶體式快速傅立葉處理器	★ 低記憶體需求及效能改善的低密度同位元檢查碼解碼器架構
★ 混合式加法器設計	★ 非線性鋰電池之充放電模型

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

近年來，可攜式電子產品為了獲得消費者的青睞，其必須整合各式各樣的功能，因此為了增加電池的使用時間，系統會依產品的使用情形切換到不同模式，同時也必須具備好的轉換效率。故對於電源管理IC而言，為了應付如此頻繁且快速的模式切換，因此必須要在模式切換的暫態瞬間，快速的反應以提供負載電源，所以暫態反應速度將是一項重要的規格。而傳統的電壓或電流模式因為迴路補償造成頻寬較窄，其暫態響應的速度較慢，故本論文將採用漣波控制中的電壓模式磁滯控制作為基本的架構，其具有快速的暫態響應與簡單的架構。
　　然而，此種磁滯控制會因為電路中的傳遞延遲造成輸出電壓無法在一開始所預設的磁滯視窗裡震盪，也造成輸出電壓的漣波較大，因此本論文將提出具適應性漣波控制器來改善這個問題。另外也針對電路啟動初期，電感電流會一下子就超過功率電晶體的上限，造成較大的過充電壓做討論，而這裡將使用切換功率電晶體的方式以達到降低過充電壓的現象。
　　本論文所實現之電路，是以TSMC 0.35um (5V) CMOS 製程來實現傳統電壓模式磁滯控制的降壓型轉換器，其輸入電壓為3.4V~5V，輸出電壓為0.7V~2.5V，輸出的負載電流範圍為50mA~600mA，最高的轉換效率可達92.7%。而使用具適應性漣波控制器後，以輸入電壓為5V，輸出電壓為2.5與1V且設定磁滯視窗上下限為20mV為例，皆可以讓輸出電壓穩定的震盪在所預設的磁滯視窗內。

摘要(英)

In recent years, the portable electronic products must integrate a wide range of functions to obtain the favor of consumers, so in order to extend the battery life time, the system will switch to different mode according to the usage of the product, and also need good efficiency. Therefore, the power management IC should have fast transient response to provide the loading current, because copes with such frequent and rapid mode switching. Furthermore, the conventional voltage or current mode because the loop compensation resulting in bandwidth is narrow, its slow transient response. This thesis will use the hysteretic voltage-mode control of buck converter which has a fast transient response and simple structure.
　　However, due to the propagation delay the output voltage cannot oscillate the pre-defined hysteresis window, also cause the output voltage ripple larger. Therefore, the thesis proposes an adaptive ripple controller to improve this problem. And during the start-up period, the inductor current will raise beyond the current limit of the power switches for a short time; we use the method of selecting two P-type power switches.
　　The conventional hysteretic voltage-mode control of buck converter is implemented with TSMC 0.35um (5V) CMOS process. In the proposed buck converter, the input voltage is 3.4V ~5V, the output voltage is 0.7V~2.5V, the loading current is from 50mA ~600mA, and the highest efficiency is 92.7%. This circuit with adaptive ripple controller can generate a virtual window for hysteretic comparator such that the sawtooth signal of output voltage is controlled to be within the given window, when the input voltage is 5V, output voltage is 1V or 2.5V and the pre-defined window is 20mV for example.

關鍵字(中)

★ 漣波控制器
★ 電壓模式磁滯降壓型轉換器
★ 適應性漣波控制器
★ 磁滯控制
★ 磁滯控制降壓型轉換器

關鍵字(英)

★ Ripple based Control
★ Hysteretic control
★ Adaptive Ripple Controller
★ Buck Converter

論文目次

摘要　I
Abstract　II
誌謝　III
目錄　IV
圖目錄　VI
表目錄　VIII
第一章研究背景與動機　1
1.1研究背景　1
1.2 研究動機　2
1.3 論文架構　4
第二章直流轉直流穩壓器概論　5
2.1 穩壓器分類　5
2.1.1 線性穩壓器(Linear Regulator)　6
2.1.2 切換式電容穩壓器(Switched Capacitor Regulator)　7
2.1.3 切換式穩壓器(Switching Regulator)　8
2.2 切換式穩壓器分類　10
2.2.1 降壓型轉換器(Buck Converter)　10
2.2.2 各類型轉換器　15
2.3 一般規格定義與說明　16
2.3.1 輸出電壓漣波(Output Voltage Ripple)　16
2.3.2 線性調節度(Line Regulation)　17
2.3.3 負載調節度(Load Regulation)　17
2.3.4 暫態響應(Transient Response)　17
2.3.5 轉換效能(Efficiency)　19
第三章漣波控制切換式穩壓器與取樣保持理論簡介　21
3.1 漣波控制簡介　21
3.1.1電壓模式磁滯控制(Voltage-mode Hysteretic Control)　23
3.1.2固定導通時間控制(Constant On-time Control)　26
3.1.3 V2控制(V-square Control)　28
3.2 取樣與保持電路簡介　30
3.2.1 一般性概念介紹　30
3.2.2基本取樣保持電路介紹　31
第四章具適應性漣波控制器之磁滯降壓型轉換器　34
4.1 傳統電壓模式磁滯控制降壓型轉換器設計與模擬　34
4.1.1 比較器電路(Comparator Circuit)　36
4.1.2　SR-latch　38
4.1.3 非重疊電路與驅動電路(Nonoverlap and Driver Circuit)　39
4.1.4 相關規格模擬(Specification)　40
4.2 適應性漣波控制器　45
4.2.1 設計概念　45
4.2.2 適應性漣波控制器電路設計與模擬　50
4.2.3 電路啟動時的過充電壓討論　58
第五章結論　63
5.1 結論　63
5.2 未來改進方向　63
參考文獻　65

參考文獻

[1] C.-I. Chiu, “On the implementation of an ultra-wide-load high-efficiency DC-DC buck converter,” MS Thesis, Department of Electrical Engineering, National Central University,2011.
[2] F. Su, W.-H. Ki, and C.-Y. Tsui, ”Ultra fast fixed-frequency hysteretic buck converter with maximum charging current control and adaptive delay compensation for DVS applications,” IEEE J. Solid-State Circuits, vol.43, no.4, pp.815-822, Apr. 2008.
[3] R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, “Full on-chip CMOS low-dropout voltage regulator,” IEEE Trans. Circuits and Systems I, vol.54, no.9, pp.1879-1890, Sep. 2007.
[4] J. A. Starzyk, Y.-W. Jan, and F. Qiu, ”A DC–DC charge pump design based on voltage doublers,” IEEE Trans. Circuits and Systems I, vol. 48, no.3, pp.350-359, Mar. 2001.
[5] C. F. Lee and P. K. T. Mok, “A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique,” IEEE J. Solid-State Circuits, vol.39, no.1, pp.3-14, Jan. 2004.
[6] J. Xiao, A.V. Peterchev, J. Zhang, and S.R. Sanders, “A 4-uA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications,” IEEE J. Solid-State Circuits, vol.39, no.12, pp.2342-2348, Dec. 2004.
[7] R. W. Erickson and D. Maksimovic, Fundamentals of power electronics, 2nd edition, John Wiley, New York, 1950.
[8] W.-C. Chen, “Reduction of equivalent series inductor effect in delay-ripple reshaped constant on-time control for buck converter with multi-layer ceramic capacitors, ” MS Thesis, Institute of Electrical Engineering National Chiao-Tung University, 2012.
[9] R. Redl and J. Sun, “Ripple-based control of switching regulators an overview,” IEEE Tran. Power Electron., vol.24, no.12, pp.2669-2680, Dec. 2009.
[10] P. Li, D. Bhatia, L. Xue, and R. Bashirullah , ”A 90–240 MHz hysteretic controlled DC-DC buck converter with digital phase locked loop synchronization,” IEEE J. Solid-State Circuits, vol.46, no.9, pp.2108-2119, Sep. 2011.
[11] R. Redl and G. Reizik, “Switched noise filter for the buck converter using the output ripple as the PWM ramp,” Proc. of IEEE APEC, 2005.
[12] F. Su and W.-H. Ki, “Digitally assisted quasi-V2 hysteretic buck converter with fixed frequency and without using large-ESR Capacitor,” IEEE International Solid-State Circuits Conference, pp.446-447,447a, Feb. 2009.
[13] T. Nabeshima, S. Yoshida, S. Chiba, and K. Onda, ”Analysis and design considerations of a buck converter with a hysteretic PWM controller,” Proc. of IEEE Power Electronics Specialists Conference, 2004.
[14] C. Song, “Accuracy analysis of constant-on current-mode DC-DC converters for powering microprocessors,” Proc. of IEEE APEC, 2009.
[15] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2nd edition, Oxford University Press, 2002.
[16] R. J. Baker, CMOS Circuit Design, Layout, and Simulation, 3rd edition, IEEE Press,2010.
[17] J. Shieh, M. Patil, and B.J. Sheu, “Measurement and analysis of charge injection in MOS analog switches,” IEEE J. Solid-State Circuits, vol.22, no.2, pp.277-281, Apr. 1987.
[18] TI datasheet, “LF398: Application note 775 specifications and architectures of sample-and-hold amplifiers,” 1998.
[19] H.-Y. Luo, ”Automatic synthesis flow of DC to DC step-down converter circuit,” MS Thesis, Department of Electrical Engineering, National Central University, 2011.
[20] C.J. Chuang and H. P. Chou, “An efficient fast response hysteresis buck converter with adaptive synthetic ripple modulator,” Proc. of Int’l Conference on Power
Electronics, May 2011.
[21] H. H. Ko, “A high efficiency synchronous CMOS switching buck regulator with accurate current sensing technique,” MS Thesis, Department of Electrical Engineering, National Central University, 2007.

指導教授

魏慶隆(Chin-Long Wey)

審核日期

2012-8-9

推文