C/V頻段全積體整合矽製程之寬頻功率放大器研製

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：162

、訪客IP：18.223.172.252

姓名

鄭淵勵(Yuan-Li Cheng) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

C/V頻段全積體整合矽製程之寬頻功率放大器研製
(C/V band Fully Integrated Silicon-based Wideband Power Amplifiers)

相關論文

★ 應用於筆記型電腦數位電視單極天線之研製	★ 應用於數位機上盒與纜線數據機之電纜多媒體傳輸標準多工濾波器
★ 印刷共面波導饋入式多頻帶與超寬頻天線設計	★ 微波存取全球互通頻段前向匯入式功率放大器與高效率Class F類功率放大器暨壓控振盪器電路之研製
★ 應用於矽基功率放大器與混頻器之傳輸線型變壓器研究	★ 應用於V-頻段射頻收發機前端電路之低功耗源極注入式混頻器之研製
★ 應用積體電路上方後製程與整合被動元件於互補式金氧半導體製程之系統封裝研究	★ 應用fT-倍頻電路架構於毫米波壓控振盪器與注入鎖定除頻器之研製
★ 應用傳輸線型變壓器於X/K–Ka/V頻段全積體整合之寬頻互補式金氧半導體功率放大器研製	★ 應用於K / V 頻段低功耗混頻器之研製
★ 應用於K/V頻段之低功耗CMOS低雜訊放大器之研究	★ 應用於5-GHz CMOS射頻前端電路之低電壓自偏壓式混頻器與高線性化功率放大器之研製
★ 應用於 K 頻段射頻接收機之寬頻低功耗 CMOS 低雜訊放大器之研製	★ 應用磁耦合變壓器於K頻段之低功耗互補式金氧半導體壓控振盪器研製
★ 應用於K頻段之單向化全積體整合功率放大器與應用於V頻段之寬頻功率放大器研製	★ 應用於C/X頻段全積體整合之互補式金氧半導體寬頻低功耗降頻器與寬頻功率混頻器之研製

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文利用tsmcTM的不同矽製程（0.18 m 與90 nm）設計功率放大器，在設計上分成兩部份，第一部份為tsmcTM 0.18 m CMOS製程設計功率放大器以操作於C頻帶寬頻功率放大器為主要目標。電晶體使用串疊方式。運用電抗補償技術與負電容補償方法，搭配E類開關式功率放大器具有高效率輸出的優勢，達成高效率與寬頻E類功率放大器的目標；第二部份，由於高階製程技術不斷推陳出新，電晶體的操作頻率也可大大獲得提升。實作全積體整合矽製程tsmcTM 90 nm CMOS設計於V頻段之高增益與寬頻功率放大器，使用寬頻匹配技術與增益提升技術，搭配串接三級電晶體串疊架構與審慎的級間匹配考量達到寬頻與高增益的目標。
各電路特性量測如下：C頻段高效率技術CMOS 之E類寬頻功率放大器，增益量測結果為5.45 dB，飽和輸出功率為22 dBm，效率為19.71%；V頻段CMOS之高增益與寬頻功率放大器，增益量測為21.8 dB，1-dB增益壓縮點輸出功率為8.1 dBm，飽和輸出功率為12.75 dBm，功率增進效率（PAE）為10.75%，3-dB頻寬為16 GHz（54 GHz to 70 GHz）。

摘要(英)

Both the C-band and V-band fully integrated silicon-based power amplifiers are designed in the thesis, using 0.18 m and 90 nm CMOS processes by tsmcTM, respectively. In the first part, reactance compensation network is adopted for the circuit design for wideband consideration; a 5-6 GHz class-E high efficiency power amplifier was implemented. In the second part, a high gain and wideband V-band power amplifier was implemented by adopting wideband matching network technique.
Measurement results are summarized below: The 5-6 GHz class-E power amplifier fabricated in 0.18 m CMOS technology achieves a power gain of 5.45 dB, a saturation output power of 22.79 dBm, and a power-added-efficiency of 19.71%. The V-band power amplifier with high gain and wide-band in 90 nm CMOS Technology achieves a power gain of 21.8 dB, an output power at 1-dB gain compression point of 8.1 dBm, a saturation output power of 12.75 dBm, and a power-added-efficiency of 10.75%.

關鍵字(中)

★ 功率放大器
★ V頻段
★ 全積體整合矽製程
★ 寬頻帶

關鍵字(英)

★ Power amplifier
★ V-band
★ CMOS
★ Wideband

論文目次

摘要........V
ABSTRACT........VI
目錄.....VII
圖目錄.....VIII
表目錄.........X
第一章緒論.....1
1-1 研究動機 .........1
1-2 研究成果 .........2
1-3 章節簡介 .........2
第二章功率放大器........3
2-1 功率放大器簡介 .......3
2-2 理想各類功率放大器簡介 ......6
第三章 C 頻帶 E 類寬頻功率放大器.....8
3-1 文獻回顧.....8
3-2E 類高效率寬頻功率放大器簡介......9
3-2-1 電抗補償技術.......14
3-3E 類高效率寬頻功率放大器設計....16
3-4E 類高效率功率放大器量測結果與模擬結果....20
第四章寬頻與高增益 V 頻段功率放大器 ....26
4-1 相關研究發展現況.......26
4-2 文獻回顧 .......28
4-3 寬頻匹配技術簡介 ......30
4-3-1 電晶體的崩潰.......32
4-4 寬頻與高增益之 CMOS 功率放大器設計.....35
4-5 寬頻與高增益功率放大器量測結果與模擬結果....45
第五章結論........53
5-1 結論 .....53
參考文獻.........55

參考文獻

[1]Solar, H. Berenguer, R. Adin, I. Alvarado, U. Cendoya, I., “A Fully Integrated 26.5 dBm CMOS Power Amplifier for IEEE 802.11a WLAN Standard with on-chip power inductors,” IEEE Microwave Symp. Digest, vol., no., pp.1875-1878, 11-16 Jun. 2006.
[2]Noh, Y.S. Kim, J.H. Park, J.H. Park, C.S. “A 3.3V Operation Single HBT Power Amplifier MMIC For 2.4GHz/5GHz Dual-Band WLAN Applications,” IEEE Radio and Wireless Conference, vol. 19, no. 22, pp. 483- 486, Sept. 2004.
[3]Wei Wang Zhang, Y.P. , “0.18-μm CMOS push-pull power amplifier with antenna in IC package, ” IEEE Microw. and Wireless Compon. Lett., vol.14, no.1, pp. 13- 15, Jan. 2004
[4]Tu, S.H.-L. Sky Chang-Hung Chen , “A 5.25-GHz CMOS cascode class-AB power amplifier for 802.11a WLAN,” IEEE Internatonal Conference on Microelectronics (ICM), vol., no., pp.11-14, 29-31 Dec. 2007.
[5]Gruner, D. Gustat, H. Boeck, G. , “Fully Integrated 5.8 GHz SiGe Power Amplifier,” European Microw. Conf. (EuMC) , vol.27, no.31, pp.301-304, Oct. 2008.
[6]Hyun-Cheol Bae, Sang-Hoon Kim, Young-Joo Song, Sang-Heung Lee, Ja-Yol Lee, Jin-Young Kang , “A wideband fully integrated SiGe BiCMOS medium power amplifier,” European Microw. Conf. (EuMC) , vol.3, no.6, pp. 4, Oct. 2005.
[7]Kidwai, A.A. Nazimov, A. Eilat, Y. Degani, O. , “Fully integrated 23dBm transmit chain with on-chip power amplifier and balun for 802.11a application in standard 45nm CMOS process,” IEEE Radio Frequency Integrated Circuits Symposium (RFIC) , vol. 7, no. 9, pp. 273-276, Jun. 2009.
[8]He´ ctorSolar, RocBerenguer, Joaquı´n deNob, In˜aki Gurutzeag, UnaiAlvarado , JonLegarda, “A fully integrated 23.2 dBm P1dB CMOS power amplifier for the IEEE802.11a with 29% PAE,” VLSI Journal 2009.
[9]Pin-Cheng Huang, Kun-You Lin, Huei Wang , “A 4–17 GHz Darlington Cascode Broadband Medium Power Amplifier in 0.18-$mu$ m CMOS Technology,” IEEE Microw. and Wireless Compon. Lett., vol.20, no.1, pp.43-45, Jan. 2010.
[10]YongJu Suh, Jiangtao Sun, Horie, K. Itoh, N. Yoshimasu, T. , “Fully-integrated novel high efficiency linear CMOS power amplifier for 5.8 GHz ETC applications,” IEEE Proc. Asia-Pacific Microw. Conf.(APMC), vol. 7, no. 10, pp.365-368, Dec. 2009.
[11]Saari, V. Juurakko, P. Ryynanen, J. Halonen, K. , “Integrated 2.4 GHz class-E CMOS power amplifier,” IEEE Radio Frequency Integrated Circuits Symposium (RFIC), vol. 12, no. 14, pp. 645- 648, Jun. 2005.
[12]Andrei V. Grebennikov and Herbert Jaeger, “Class E with parallel circuit - A New challenge for high-efficiency RF and microwave power amplifiers,” IEEE MTT-S Int. Microw. Symp. Dig, pp.1627-1630, Jan. 2002.
[13]N. O. Sokal and A. D. Sokal, “Class-E-A new class of high-efficiency tuned single-ended switching power amplifiers,” IEEE J. Solid-State Circuits, vol. SC-10, no. 3, pp. 168-176, Jun. 1975.
[14]N. Kumar, C. Prakash, A. Grebennikov, and A. Mediano, “High-efficiency broadband parallel-circuit Class E RF power amplifier with reactance compensation technique,” IEEE Trans. Microw. Theory Tech., vol. 56, no. 3, pp. 604–612, Mar. 2008.
[15]Y. Song, S. Lee, E. Cho, J. Lee, S. Nam, “A CMOS Class-E Power Amplifier With Voltage Stress Relief and Enhanced Efficiency,” IEEE Trans. Microw. Theory Tech. , vol. 58, no. 2, pp.310-317 , Feb. 2010.
[16]Jing-Lin Kuo, Zuo-Min Tsai, Kun-You Lin and Huei Wang, “A 50 to 70 GHz Power Amplifier Using 90 nm CMOS Technology,” IEEE Micro. Wireless Compon. Lett., vol. 19, no. 1, Jan. 2009.
[17]Yung-Nien Jen, Jeng-Han Tsai, Tian-Wei Huang, and Huei Wang “Design and Analysis of a 55–71-GHz Compact and Broadband Distributed Active Transformer Power Amplifier in 90-nm CMOS Process,” IEEE Trans. Microw. Theory Tech., vol. 57, NO. 7, Jul. 2009.
[18]Debasis Dawn, Saikat Sarkar, Padmanava Sen, Bevin Perumana, Matthew Leung, Navin Mallavarpu, Stephane Pinel, and Joy Laskar, “60GHz CMOS power amplifier with 20-dB-gain and 12dBm Psat, ” IEEE MTT-S Int. Microw. Symp. Dig, vol. 7, no. 12, pp.537-540, Jun. 2009.
[19]Dajie Zeng, Hongrui Wang, Dongxu Yang, Hongda Zheng, Jinying Xue, Yan Wang, Yaohui Zhang, Zhiping Yu , “A high efficiency 60GHz power amplifier in 90nm CMOS, ” IEEE I. Solid-State Circuits, vol. 1, no. 4, pp.693-695, Nov. 2010.
[20]Naoyuki Kurita and Hiroshi Kondoh , “60GHz and 80GHz wide band power amplifier MMICs in 90nm CMOS technology, ” IEEE Radio Frequency Integrated Circuits Symposium (RFIC), vol. 7, no. 9, pp.39-42, Jun. 2009.
[21]Chi Y Law, Anh-Vu Pham , “A high-gain 60GHz power amplifier with 20dBm output power in 90nm CMOS, ” IEEE I. Solid-State Circuits, vol. 7, no. 11, pp.426-427, Feb. 2010.
[22]Terry Yao, Gordon, M.Q., Tang, K.K.W., Yau, K.H.K., Ming-Ta Yang, Schvan, P., Voinigescu, S.P., “Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio, ” IEEE J. Solid-State Circuits, vol.42, no.5, pp.1044-1057, May 2007.
[23]Chia-Yu Hsieh, Jhe-Jia Kuo, Zuo-Min Tsai, Kun-You Lin , “A 57–66 GHz medium power amplifier in 65-nm CMOS technology, ” IEEE Proc. Asia-Pacific Microw. Conf.(APMC), vol., no., pp.1617-1620, 7-10 Dec. 2010.
[24]S. Pinel, S. Sarkar, P. Sen, B. Perumana, D. Yeh, D. Dawn, and J. Laskar, “A 90 nm CMOS 60 GHz radio, ” IEEE I. Solid-State Circuits, pp. 130-131 , Feb. 2008.
[25]Ichiro Aoki, Scott Kee, Rahul Magoon, Roberto Aparicio, Florian Bohn, Jeff Zachan, Goeff Hatcher, and Ali Hajimiri, “A Fully-Integrated Quad-Band GSM/GPRS CMOS Power Amplifier,” IEEE J. Solid-State Circuits, vol.43, no.12, pp.2747-2758, Dec. 2008.
[26]Behzad Razavi, “Design of analog CMOS integrated circuits,” McGraw-Hill, 2001.
[27]David M. Pozar, “Microwave Engineering, third edition,” John Wiley & Sons, 2004

指導教授

邱煥凱(Hwann-Kaeo Chiou)

審核日期

2013-7-16

推文