| 參考文獻 |
[1] K. Matsumoto, “Electrical characterization of Ni Silicide formed by Ni reaction with scaled Si nanowires”, Master thesis, (2013).
[2] H. Iwai, et al., “NiSi salicide technology for scaled CMOS”, Microelectron. Eng., vol 60, p.157, (2002).
[3] C. Lavoie, et al., “Towards implementation of a nickel silicide process for CMOS technologies“, Microelectronic Engineering, vol.70, p.144, (2003).
[4] A. Kaneko, etc., “High-Performance FinFET with Dopant-Segregated schottky Source/Drain”, IEDM Tech. Dig., p.893, (2006).
[5] S. Sato, et al., “Gate Semi-Around Si nanowire FET fabricated by conventional CMOS process with very high drivability”, Proc. of 40th ESSDERC, p.361, (2010).
[6] 莊達人編著，「VLSI 製造技術」，高立圖書有限公司，(1997)。
[7] J. Kedzierski, “Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation”, IEDM Tech. Dig., p.247, (2002).
[8] M. Qin, et al., “Investigation of polycrystalline nickel silicide films as a gate material”, J. Electrochem. Soc., vol.148, No.5, p.271, (2001).
[9] S. M. Rossnagel and T. S. Kuan, ”Alteration of Cu conductivity in the size effect regime” J. Vac. Sci. Technol. B, vol 22, p.240, (2004).
[10] Steinhögl W., et al., ”Size-dependent resistivity of metallic wires in the mesoscopic range”, Phys. ReV. B, vol 66, 075414, (2002).
[11] Nicoleta Lupu, “Nanowires Science and Technology”, InTech, (2010).
[12] M. Tinani, et al., “In situ real-time studies of nickel silicide phase formation”, J. Vac. Sci. Technol. B, vol.19, p.376, (2001).
[13] K. Ogata, et al., “N-silicide growth kinetics in Si and Si/SiO2 core/shell nanowires”, Nanotechnology, vol.22, 365305, (2011).
[14] S. Habicht, et al., “Electrical characterization of strained and unstrained silicon nanowires with nickel silicide contacts”, Nanotechnology, vol.21, 105701, (2010).
[15] Q. Wang, Q. Luo, and C. Z. Gu, “Nickel silicide nanowires formed in pre-patterned SiO2 trenches and their electrical transport properties”, Nanotechnology, vol.18, 195304, (2007).
[16] Y. Lin, et al., “Growth of nickel silicides in Si and Si/SiOx core/shell nanowires,“ Nano Letters, vol.10, p4721, (2010).
[17] Yue Wu, et al., “Single-crystal metallic nanowires and metal/semiconductor nanowires heterostructures,” Nature, vol.430, p.61, (2004).
[18] W. M. Weber, et al., “Silicon-Nanowire transistors with intruded Nickel-Silicide contacts”, Nano Lett., vol.6, p.2660, (2006).
[19] N. S. Dellas, et al., ”Orientation dependence of nickel silicide formation in contacts to silicon nanowires”, Appl. Phys. Lett., vol.5, 094309, (2009).
[20] L. W. Cheng, et al., “Effects of stress on the formation and growth of nickel silicides in Ni thin films on (0 0 1)Si”, Sci. Eng. A, vol.409, p.217, (2005).
[21] D. Mangelinck, and K. Hoummada, ” Effect of stress on the transformation of Ni2Si into NiSi”, Appl. Phys. Lett, vol.92, 254101, (2008).
[22] M.-A. Nicolet, and S. S. Lau ”VLSI Electronics Microstructure Science”, N. G. Einspruch and G. B. Larrabee (Academic Press, New York, 1983), Vol.6, Chap.6, p.329
[23] Z. Zhang, et al., ”Electrically robust ultralong nanowires of NiSi, Ni2Si, and Ni31Si12”, Appl. Phys. Lett., vol.88, 043104, (2006).
[24] M. E. Schlesinger, ” Thermodynamics of solid Transition-Metal silicides”, Chem Rev, vol.90, p.607, (1990).
[25] C. Y. Chang, and S. M. Sze, “ULSI Technology”, McGraw Hill, (1996).
[26] Boon Ang, et al., “NiSi polysilicon fuse reliability in 65-nm logic CMOS technology” IEEE TDMR, vol.7, No.2, (2007).
[27] Chunyan E. Tian, et al., “Reliability investigation of NiPtSi electrical fuse with different programming mechanisms”, IEEE TDMR, vol.8, No.3, (2008).
[28] Deok-kee Kim, et al., “An investigation of electrical current induced phase transformations in the NiPtSi polysilicon system”, Appl. Phys. Lett., vol.103, 073708, (2008).
[29] J. A. Kittl, et al., “Work Function of Ni silicide phases on HfSiON and SiO2: NiSi, Ni2Si, Ni31Si12,and Ni3Si fully silicided gates”, IEEE EDL, vol.27, No. 1, (2006).
[30] T. Shimoo, and K. Okamura, “Interaction of Si3N4 with Ni–Cr alloy under N2 or Ar atmosphere”, J. Mater. Sci., vol.33, p.5169, (1998).
[31] JCPDS card No.481339
[32] J. A. Kittl, et al., “CMOS Integration of Dual Work Function Phase-Controlled Ni Fully Silicided Gates (NMOS : NiSi, PMOS:Ni2Si, and Ni31Si12) on HfSiON”, IEEE EDL, Vol. 27, No. 12, (2006)
[33] M. A. Pawlak, et al., “Modulation of the Work function of Ni Fully Silicided Gates by Doping: Dielectric and Silicide Phase Effects”, IEEE EDL, Vol. 27, No. 2, (2006) |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit