| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 林擇瑋 | zh_TW |
| DC.creator | Ze-Wai Lin | en_US |
| dc.date.accessioned | 2016-7-26T07:39:07Z | |
| dc.date.available | 2016-7-26T07:39:07Z | |
| dc.date.issued | 2016 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=102521005 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本論文提出一個操作於2.5 GHz具有快速時序校正技術的次諧波注入式鎖相迴路，次諧波為震盪器之操作頻率除以任意整數之頻率脈波，注入式鎖相迴路的架構有許多問題可以討論，例如注入週期、注入脈波寬度與注入時序等。本論文針對注入時序的問題分析並提出解決方法，注入時序的問題嚴重影響次諧波注入式鎖相迴路的操作效能，除了劣化輸出時脈抖動(Jitter)與參考突波(Reference Spur)之外，甚至會影響迴路的穩定，因此注入時序校正的技術十分重要。調整注入時序的方法可分為電路操作時的即時調整(Adaptively Tuning)和電路開始操作前的自我校正調整(Self-calibration Tuning)，電路正常操作時，注入時序並不會有明顯的變化，因此選擇使用自我校正調整，於完成自我校正後關閉偵測電路，降低電路的功率消耗。自我校正技術因為注入時序與鎖相迴路相位的穩定有關，導致偵測等待時間過長。本論文提出一個提升自我校正速度的技巧，利用複製壓控震盪器輔助時序自我校正，可以省去等待鎖相迴路重新鎖定的過程，大幅降低時序校正所需要的時間。並實現次諧波注入式鎖定技術，提升鎖相迴路的效能，達到低相位雜訊、低時脈抖動和低參考時脈抖動的輸出時脈表現。
電路設計與佈局採用90 nm CMOS製程實現，次諧波注入式鎖相迴路的供應電壓為1V的條件下，輸出時脈為2.5 GHz。完成注入時序校正後，次諧波注入式鎖相迴路的輸出相位雜訊在1 MHz的條件下為 -105.73 dBc/Hz，參考突波為 -56.9 dBm，參考突波與主頻率的能量差為 -48.6 dBc，整個電路的功率消耗為9.71 mW，核心電路面積為0.123 mm2，整體晶片面積為1.588 mm2。 | zh_TW |
| dc.description.abstract | In this thesis, a 2.5 GHz sub-harmonically injection locked phase locked loop (SILPLL) with fast self-calibrated timing technique is proposed. There are many issue in SILPLL, such as injection period, injection pulse width and injection timing. This study focus on the analysis of injection timing and proposed a new solution. Bad injection timing would cause many problems in the SILPLL, such as large jitter, large reference spur, and even unlocked. Adaptively tuning technique and self-calibration tuning technique was adapted to solve the injection timing problem. In SILPLL operation, the phase of injection timing would not change over time. Self-calibration tuning technique can turn off calibrated loop after finishing calibration. It would consume less power than the other. In calibration technique, it need to confront the longtime of calibration process. Because every time of tuning needs to wait the phase of phase locked loop (PLL) to stable, the calibration time was dragged. This study proposed a new self-calibrated technique with replica voltage control oscillator. It can separate self-calibrated loop from PLL and avoid disturbing PLL phase in the calibration process. This study realized a SILPLL with self-calibrated technique with low phase noise, low jitter and low reference spur.
This work is fabricated in 90 nm CMOS process with 9.71-mW power consumption. The measured phase noise at 1 MHz offset -105.7 dBc/Hz. The measured reference spur is -48.6 dBc. The measured rms jitter is 2.27 ps. | en_US |
| DC.subject | 注入式鎖相迴路 | zh_TW |
| DC.subject | 次諧波注入式鎖相迴路 | zh_TW |
| DC.subject | 時序自我校正 | zh_TW |
| DC.subject | 林擇瑋 | zh_TW |
| DC.subject | Sub-harmonically Injection Locked Phase Locked Loop | en_US |
| DC.subject | SILPLL | en_US |
| DC.subject | Self-calibrated Timing | en_US |
| DC.subject | Ze-Wai Lin | en_US |
| DC.title | 具快速次諧波時序自我校正機制之注入式鎖相迴路 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | A Sub-harmonically Injection Locked Phase Locked Loop with Fast Self-calibrated Timing Technique | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |