| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 陳政欣 | zh_TW |
| DC.creator | Cheng-hsin Chen | en_US |
| dc.date.accessioned | 2014-8-19T07:39:07Z | |
| dc.date.available | 2014-8-19T07:39:07Z | |
| dc.date.issued | 2014 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=102521030 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本論文主要針對在低阻值矽（111）基板上進行氮化鋁鎵/氮化鎵電晶體製作與研究，並使用新的閘極佈局方式來提升汲極電流，以降低晶片成本。而電晶體製作採用離子佈植(Ion Implant)作為元件隔絕。
論文中，當元件的汲極到源極距離為9 µm，閘極長度為2 µm寬度為104 µm的元件上，單閘極佈局元件的特性為IDSS = 762.7mA/mm, VTH = -7.4 V，而矩陣型佈局元件可以比單閘極佈局元件在相同的元件主動區面積下，得到汲極電流的提升，大約87%的增加量。若在導通電流同約為140 mA時，矩陣型佈局元件可以比單閘極佈局元件在元件主動區結節省約45%的面積。最後，深入探討單閘極元件與矩陣型布局元件間電容與熱阻特性之變化。 | zh_TW |
| dc.description.abstract | Two kinds of AlGaN/GaN HEMTs with different device layouts were fabricated and compared. A new matrix layout is proposed to reduce device active area while keeping drain current capability. Compared to device with single finger layout and similar drain current (IDSS = 140 mA), device with matrix layout saves 45% active area. When both of them have the same active area, device with new matrix layout can achieve 1.87 times higher IDSS than device with single finger layout. Finally, the gate capacitances and the thermal resistance of devices with new matrix layout and single finger layout are discussed. | en_US |
| DC.subject | 元件佈局 | zh_TW |
| DC.subject | 氮化鎵 | zh_TW |
| DC.subject | device layout | en_US |
| DC.subject | GaN | en_US |
| DC.title | 矽基板氮化鎵電晶體閘極佈局研究 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | The study of layout design in GaN HEMTs on Si substrate | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |