| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 阮貴曹 | zh_TW |
| DC.creator | Nguyen Cao Qui | en_US |
| dc.date.accessioned | 2017-12-21T07:39:07Z | |
| dc.date.available | 2017-12-21T07:39:07Z | |
| dc.date.issued | 2017 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=102581601 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 隨著積體電路製程尺寸越來越小，製程變異和老化效應對類比電路的良率及可靠度的影響也越來越大，如果設計的初期就能把這些非理想效應考慮進去，就可以大幅降低重新設計所需的成本。在傳統以模擬為基礎的解決方案中，雖然可以達到較高的精準度，但模擬所需的時間和代價卻非常高昂。因此，我們提出了一種新的模擬分析方法，可以同時考慮製程變異和老化效應，並在維持高精準度的前提之下，將模擬所需的資源降至合理的範圍。
首先，我們使用一組改進過的戴爾他元件模型來進行電路模擬，由這些元件所組成的戴爾他電路模型，可以藉由動態步階控制的原理，自動提升暫態分析的模擬速度。為了進一步提高效率，本論文提出了一種叢集式戴爾他QMC模擬技術，有效結合了戴爾他電路模型以及QMC取樣，以減少每個樣本的增量變化。由實驗結果可知，我們提出的方法可以將模擬速度提高兩個數量級，並具有幾乎相同的準確度，明顯的提高了良率分析的效率。
其次，本論文利用戴爾他模型為基礎，提出了一種漸進式的模擬技術，可以加快電路老化的模擬速度，並保有其原本的精準度，因為電路老化通常是一個緩慢變化的過程，我們提出的漸進式方法可以有效降低模擬的時間。而且，因為在蒙地卡羅的良率分析中，每一個樣本基本上都是相同的電路，只是參數有一些微小的差異，因此，對於效能衰退後的電路，我們也可以用漸進式的技術有效降低良率分析的時間。再加上我們提出的動態老化取樣技術，可以讓整體的模擬速度在最大估計誤差為1%時加速近五十倍，並且幾乎沒有損失精準度，有效地提升電路壽命分析的效率。 | zh_TW |
| dc.description.abstract | As devices continue to shrink, the process variation and aging effects have increasing impacts on the circuit yield and reliability, particularly for analog circuits. If those non-ideal effects can be considered in early design stages, the re-design and re-spin costs can be significantly reduced. Traditional simulation-based methods to deal with the problems can achieve a high accuracy, but the simulation cost is very expensive. Thus, a new simulation-based analysis method that considers the process variation and aging effects is proposed, which can keep the cost at a reasonable scale while maintaining high accuracy.
First, the delta circuit model is improved with a set of basic delta devices for circuit simulation. By using the delta circuit model, simulation speed can be improved automatically due to the dynamic step control in transient analysis. In order to further improve the efficiency while combining the delta circuit model and QMC sampling, a cluster-based delta-QMC technique is proposed in this dissertation to reduce the delta change in each sample. Experimental results indicate that the proposed approach can increase simulation speed by two orders of magnitude with almost the same accuracy, which significantly improves the efficiency of yield analysis.
Second, an incremental simulation technique based on delta model is proposed to improve the simulation speed of lifetime yield analysis while maintaining the analysis accuracy. Because aging is often a gradual process, the proposed incremental technique is effective for reducing the simulation time. For yield analysis with degraded performance, this incremental technique also reduces the simulation time because each sample is the same circuit with small parameter changes in the Monte Carlo analysis. When the proposed dynamic aging sampling technique is employed, 50X speedup can be obtained with maximum estimation error of 1%, which considerably improves the efficiency of lifetime yield analysis. | en_US |
| DC.subject | 三角洲电路模型 | zh_TW |
| DC.subject | delta circuit model | en_US |
| DC.subject | lifetime yield reliability analysis | en_US |
| DC.subject | variation analysis | en_US |
| DC.subject | Monte Carlo Simulation | en_US |
| DC.subject | QMC | en_US |
| DC.subject | Yield Analysis | en_US |
| DC.title | 將戴爾他電路模型應用於類比電路的製程變異及老化效應分析之研究 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | On the Applications of Delta Circuit Model for the Analysis of Process Variation and Aging Effects in Analog Circuits | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |