博碩士論文 88521069 完整後設資料紀錄

DC 欄位 語言
DC.contributor電機工程研究所zh_TW
DC.creator許槐益zh_TW
DC.creatorHuai-Yi Hsuen_US
dc.date.accessioned2001-6-26T07:39:07Z
dc.date.available2001-6-26T07:39:07Z
dc.date.issued2001
dc.identifier.urihttp://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=88521069
dc.contributor.department電機工程研究所zh_TW
DC.description國立中央大學zh_TW
DC.descriptionNational Central Universityen_US
dc.description.abstract在高速傳輸系統中,里德所羅門碼經常被應用在更正通道所引起的錯誤。對於叢集錯誤(Burst error)與隨機錯誤(Random error),里德所羅門碼可以提供很好的錯誤更正能力,因此成為非常受歡迎的通道編碼方式之一;也因為這個重要的因素,使得里德所羅門碼被應用在許多的傳輸系統上,例如無線通訊系統、纜線數據機(Cable modem)、電腦記憶體、數位用戶迴路(xDSL)等。 在本論文中,我們研究主題落在里德所羅門碼(Reed-Solomon code),並設計一個里德所羅門編解模組(RS codec)的智慧財產(Intelligent Property)。我們的設計主要應用在數位用戶迴路及纜線數據機系統,在這兩者的應用中,系統會偵測傳輸通道的品質,調整適合的規格定義,稱之為多模式系統(multi-mode systems),因此我們提出一個可規劃多模式的里德所羅門碼。此模組包括兩個部份,分別為軟性核心(softcore)和硬體核心(hardcore)。軟性核心為一個可規劃的控制單元,具有可依照系統要求改變規格;而硬體核心為一個固定的資料路徑(datapath),則可最佳化算術單元的執得速度,面積和功率。在實際應用方面,我們可以即時經由控制訊號來重新規劃硬體架構的資料路徑,以達到適用於各種傳輸系統的目的。 在電路實現方面,我們利用平行運算及管線處理的技巧,來達成適用於各種系統應用的可規劃多模式的硬體架構。此晶片採用0.35微米製程,其中包括約34,647個邏輯閘,其核心面積約為1578?微米,在3.3伏特電壓下,其操作頻率可高達100百萬赫茲及功率消耗約為132mW。最後,我們模擬了一些產品應用的系統規格。zh_TW
dc.description.abstractIn high-speed communication systems, RS codes have a widespread use to provide error protection. For burst errors and random errors, RS code has become a popular choice to provide data integrity due to its good error correction capability. This feature has been an important factor in adopting RS codes in many practical applications such as wireless communication system, cable modem, computer memory, and xDSL systems, etc. In this thesis, we focus on the topic of Reed-Solomon code, and we develop an Intelligent Property (IP) for RS codec, which includes encoder and decoder. The major issues of our design are focusing on the high-speed communication, which includes the xDSL system and the upstream part of cable modem. According to the characteristics of channel quality, there are different transmission specifications in these two systems. This is called multi-mode system. Therefore, we propose a reconfigurable multi-mode Reed Solomon codec to fit various applications. The codec consists of two parts, the softcore and the hardcore. The part of the softcore is a configurable control unit, which can change RS specification to fit various system application; and the part of the hardcore is a fixed operating datapath architecture, which can optimize the arithmetic units in speed, area, and power. In practical application, we can configure the parameters of RS codec to apply various systems on real-time. In circuit realization, we use the techniques of parallelism and pipelinism to implement the multi-mode hardcore, which is suitable for applying various systems. The chip is implemented by 0.35 um cell-based technology. The total gate count is about 34,647 and the core size is 1578? um2. The operating frequency is 100MHz, and power consumption is 132mW for 3.3 volt. Finally, we will apply our design to several the specifications of products, e.g., DVD and ADSL systems.en_US
DC.subject可規劃zh_TW
DC.subject 多模式zh_TW
DC.subject 里德所羅門碼zh_TW
DC.subjectmulti-modeen_US
DC.subject reconfigurableen_US
DC.subject RS codecen_US
DC.title適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組 zh_TW
dc.language.isozh-TWzh-TW
DC.titleReconfigurable Multi-mode Reed-Solomon Codec for High-Speed Communication Systems en_US
DC.type博碩士論文zh_TW
DC.typethesisen_US
DC.publisherNational Central Universityen_US

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明