| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 曹亞嵐 | zh_TW |
| DC.creator | YA-LAN TSAO | en_US |
| dc.date.accessioned | 2005-7-18T07:39:07Z | |
| dc.date.available | 2005-7-18T07:39:07Z | |
| dc.date.issued | 2005 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=89541009 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本文所撰述為適用於通訊系統之訊號處理器核心完整研究。整體研究包含處理器核心之參數化架構、多重功能之數據處理路徑、內嵌式系統之輸出入介面、低功率設計、可供選擇之特殊功能區塊、模組化訊號處理器核心產生器。
參數化數位訊號處理器核心是設計使核心針對不同應用需求有最佳化之效能。歸功於參數化架構，此數位訊號處理器核心可由使用者自行選定參數以適用所預定之系統。本論文所設定之適用系統為通訊系統。
本論文成功的建立完整設計流程，使數位訊號處理器核心有更彈性的設計特質以及更好的效能表現。 | zh_TW |
| dc.description.abstract | This thesis is a comprehensive work of a parameterized DSP core for embedded system. The overall research includes the parameterized architecture of the DSP core, multi-function data-path, input/output modes for embedded applications, low-power techniques, optional special function blocks and module generator.
Parameterized DSP core is designed for optimal usage of different requirements in system applications. Owing to the parameterized structure, the DSP core can be custom made for dedicated system with parameters setting. The parameterized DSP core is especially suitable for an embedded system. The primary application is digital signal processing system which designed to achieve demodulation/synchronization with better performance and flexibility.
We set up a novel design flow of embedded parameterized DSP core. The design flow includes a newly designed flexible parameterized DSP core structure, a module generator and a methodology to build the DSP core with optimal performance. The features in this DSP core include parameterized data-path, dual MAC unit, sub-word MAC and optional function-specific blocks for accelerating communication system modulation operations. This DSP core also has a low power structure, which includes the gray code addressing mode, pipeline sharing and a novel buffered hardware looping. Users can select the parameters and special function blocks based on the specification of their applications and then a synthesizable DSP core is generated in a proposed module generator with graph user interface.
The proposed DSP core and the synthesizable RTL code have been verified with TSMC 0.35um SPQM, 0.25um 1P5M cell based and FPGA design flow. | en_US |
| DC.subject | 數位訊號處理 | zh_TW |
| DC.subject | 參數化架構 | zh_TW |
| DC.subject | 數位訊號處理器核心 | zh_TW |
| DC.subject | DSP Processor | en_US |
| DC.subject | DSP | en_US |
| DC.subject | Parameterized Structure | en_US |
| DC.title | 適用於通訊系統之參數化數位訊號處理器核心 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Parameterized DSP Core for Communication System | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |