博碩士論文 90521092 完整後設資料紀錄

DC 欄位	值	語言
DC.contributor	電機工程學系	zh_TW
DC.creator	盧俊宇	zh_TW
DC.creator	Chun-Yu Lu	en_US
dc.date.accessioned	2003-6-24T07:39:07Z
dc.date.available	2003-6-24T07:39:07Z
dc.date.issued	2003
dc.identifier.uri	http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=90521092
dc.contributor.department	電機工程學系	zh_TW
DC.description	國立中央大學	zh_TW
DC.description	National Central University	en_US
dc.description.abstract	本論文提出對具延遲/迴旋處理器之籬柵碼的解碼演算法，此解碼演算法是利用由原始籬柵擴充而成的超級籬柵。此解碼方式可以改善大部分由原始籬柵解碼所造成的錯誤係數。此外，我們運用硬式決定重複性解碼 (hard-decision iterative decoding) 來改善其錯誤率效能。接著在半平穩衰退通道下，我們將具延遲/迴旋處理器之籬柵碼結合時空區塊碼而形成時空籬柵碼，基於此時空籬柵碼之超籬柵解碼演算法也在此討論。基於相同複雜度下，使用超籬柵解碼會比使用原始籬柵解碼得到較好的錯誤率效能。	zh_TW
dc.description.abstract	In this thesis, we propose decoding algorithms for trellis codes with a delay/convolutional processor, these decoding algorithms are based on a super trellis which is expanded from the original trellis. The proposed decoding can avoid most of the increased error coefficients caused by the decoding with the original trellis. In addition, hard-decision iterative decoding is used to improve the error performance. Moreover, the trellis code with a delay/convolutional processor is combined with the space-time block code to form a space-time trellis code for the quasi-static flat fading channel. The error performances of the decoding algorithms based on a super trellis for this space-time trellis code are investigated. Based on the same complexity, the error performances of the decoding with a super trellis are better than those of the decoding with the original trellis.	en_US
DC.subject	延遲處理器	zh_TW
DC.subject	籬柵碼	zh_TW
DC.subject	時空碼	zh_TW
DC.subject	硬式決定重複性解碼	zh_TW
DC.subject	delay processor	en_US
DC.subject	trellis code	en_US
DC.subject	space-time codes	en_US
DC.title	用於具延遲/迴旋處理器之籬柵碼的超籬柵解碼	zh_TW
dc.language.iso	zh-TW	zh-TW
DC.title	Super-Trellis Decoding for Trellis Codes with A Delay/Convolutional Processor	en_US
DC.type	博碩士論文	zh_TW
DC.type	thesis	en_US
DC.publisher	National Central University	en_US