| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 龔彥中 | zh_TW |
| DC.creator | Yen-Chung Kung | en_US |
| dc.date.accessioned | 2007-7-17T07:39:07Z | |
| dc.date.available | 2007-7-17T07:39:07Z | |
| dc.date.issued | 2007 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=93521038 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 隨著數位電路工作頻率的提升，信號受到時序抖動以及時脈偏移的影響也越來越劇烈。本篇論文將以正反器串做為模型，並且利用統計分析的方法，來分析數位電路傳輸時受到時序抖動以及時脈偏移影響時的傳輸品質。應用分析的結果找到最佳的時序設定，供設計者參考以提昇電路工作的可靠性。 | zh_TW |
| dc.description.abstract | As the frequency of digital logic circuit rises up, the influence of jitter and skew on the signal is getting more serious. In this thesis we build a model based on a D flip-flop chain and use a statistical method to evaluate the transmission quality of digital logic circuit affected by jitter and skew. The best timing setting can be determined and provided to designers to improve the circuit reliability via this evaluation. | en_US |
| DC.subject | 數位電路 | zh_TW |
| DC.subject | 傳輸品質 | zh_TW |
| DC.subject | transmission quality | en_US |
| DC.subject | digital logic circuits | en_US |
| DC.title | 數位電路傳輸品質之統計評量 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Statistical Evaluation of Transmission Quality for Digital Logic Circuits | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |