dc.description.abstract | In this master thesis, this uses the platform of SOCLE CDK2007 to implement an
H.264/AVC decoder. Through the complexity of analysis of previous study, the De-block Filter
module should be one of the modules which occupy more system resource, so that we decide to
use hardware to implement this module. Chapter6 sets out a few forms to in the framework of
De-block efficiecy, after several in the efficiency of comparison, we have chosen a better
efficiency in a addition to De-block Filter circuits to do implementation. The Filter circuit in
addition to block the use of several 4x4 registers of the move between register to achieve the
parallel processing of the vertical and horzinortal Filtering. Also in the realization of the
implementation of this article, we found the parallel processing control circuit can be done to
amend the original frame De-block Filter time, which can reduce 30% the processing time of
De-block Filter than original architecture. Chpater 6 will be referred to the amendment and make
a Filtering time comparison to more paper.
For YUVtoRGB which occupy 30% system performance, so we decide to implement it by
Hardware.
In the software part of the use of ARM’s profile analysis, we found the conversion of YUV
to RGB also wasted 30% CPU time, so we will use hardware to implement the YUV to RGB
module.
After implementation of two hardware module, we must to consider optimize process before
hardware and software integrate into the system board:
1. The best system around, and in this article are referred to Chapter 6 players for the
realization of H.264 Video, we focus on LCD, external SDRAM and system PLL
optimization.
III
2. Hardware performance measurement, Chapter 6 of this article to the hardware section
execution time, according to the RTL simulation we can get the improved result.
3. In the future, we should use ARM’s profile software to estimate the software execution
process and find out the CPU execution cycles to improve the wasted CPU cycles by
software algorithm.
After performance enhancement which can improve QCIF 0.5fps to 10fps in H.264 system.
| en_US |