| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 童偉程 | zh_TW |
| DC.creator | Wei-Cheng Tung | en_US |
| dc.date.accessioned | 2008-11-15T07:39:07Z | |
| dc.date.available | 2008-11-15T07:39:07Z | |
| dc.date.issued | 2008 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=955201001 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本論文提出一種具輸出級誤差消除機制之三位階三角積分D類放大器設計。D類音頻放大器較傳統的AB類放大器具有高效能的優勢，然而音訊品質上， D類放大器輸出級開關採用脈衝寬度訊號控制，容易造成非線性時序誤差，使得輸出訊號的訊噪比降低。在降低非線性時序誤差方面，類比閉迴路式的脈衝邊緣延遲誤差校正(PEDEC)與雙向鋸齒波誤差校正(BSEC)為常見方式，主要原理是檢測輸出訊號誤差並回授去控制輸入訊號寬度。然此類方法電路中的低通濾波器及類比積分器的電阻與電容過大，造成電路積體化的困難，而使實現成本大幅增加。本論文以類比式脈衝誤差校正理論為基礎，提出一全數位化之誤差補償架構，使得整體D類放大器積體化可以達成並且大幅降低實現成本。此外，本論文將所提架構以三位階三角積分調變技術實現，使得輸出訊號品質更加提升。由模擬顯示，使用傳統類比誤差校正機制可將訊號總諧波(THD)自-30dB至-50dB區間壓抑至-50dB至-75dB左右。而使用本論文將所提架構可將訊號總諧波自-40dB至-70dB區間壓抑至-70dB至-90dB左右，最佳狀況更可至-100dB以下。以硬體實現成本而言，本論文所提架構較之傳統類比式架構電路面積可節省一半以上，並且無晶片外接元件。本論文所提架構在效能與成本上均具備優勢。 | zh_TW |
| dc.description.abstract | A tri-level sigma-delta class-D audio amplifier with output-stage error cancellation scheme is proposed in this thesis. The Class-D topology is superior to Class-AB one for its higher efficiency, however, nonlinear timing error on the output stage caused by the use of pulse-width modulation usually deteriorates output waveform quality. Conventional approaches proposed to solve the timing error problem are so called Pulse Edge Delay Error Cancellation (PEDEC) and Bi-directional Saw-tooth Error Cancellation (BSEC). Both approaches using output feedback to control the shape of input signal pulse. However, such analog correction methods need analog low pass filtering and integration functions with large resistor and capacitor values, preventing system being realized by integrated circuits. This thesis proposed an all-digital error cancellation scheme to overcome the aforementioned problems. By using tri-level sigma-delta modulation techniques, the performance of the proposed architecture can be further enhanced. Simulation results show that the total-harmonic-distortions of the proposed architecture can be suppressed from the range of -40dB and -70dB to -70dB and -90dB, compared to conventional analog approaches which are from the range of -30dB and -50dB to -50dB and -75dB. Furthermore, the circuit area of the proposed architecture is half of the analog approach, and without off-chip components. | en_US |
| DC.subject | 誤差校正 | zh_TW |
| DC.subject | 脈衝邊緣延遲 | zh_TW |
| DC.subject | 雙向鋸齒波 | zh_TW |
| DC.subject | D類放大器 | zh_TW |
| DC.subject | 三角積分 | zh_TW |
| DC.subject | PEDEC | en_US |
| DC.subject | BSEC | en_US |
| DC.subject | Sigma-Delta | en_US |
| DC.subject | class-D | en_US |
| DC.title | 具輸出級誤差消除機制之三位階三角積分D類放大器設計 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Design of a Tri-Level Sigma-Delta Class-D Amplifier with Output-Stage Error Cancellation Scheme | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |