| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 邱昭彰 | zh_TW |
| DC.creator | Chao-Chang Chiu | en_US |
| dc.date.accessioned | 2010-7-30T07:39:07Z | |
| dc.date.available | 2010-7-30T07:39:07Z | |
| dc.date.issued | 2010 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:88/thesis/view_etd.asp?URN=975201016 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 節能減碳為近年來電路設計上越來越受到重視的議題，鎖相迴路是通訊系統中用來產生同步時脈的重要電路，因此也不能忽略鎖相迴路的功率消耗。降低功率消耗的方法中，最直接的做法就是降低操作電壓；在本論文中提出一個可操作在0.9-V，並輸出1.25-GHz 八個相位的鎖相迴路，以達到高操作頻低功率消耗的目的。
但在低電壓的鎖相迴路設計中存在著許多設計上的困難，包括漏電流問題、避免電晶體疊接和過大的臨界電壓值等，如何正確且穩定的操作在低電壓下將在本論文中詳細探討。論文中提出一個具閘級回授充電幫浦，可有效降低充放電之電流不匹配問題，以達到降低壓控震盪器控制電壓之抖動，進而提升鎖相迴路的性能。此外，在寬頻率範圍的多頻帶壓控震盪器設計中，無論是LC震盪器，亦或是環型震盪器往往會存在KVCO (頻率對電壓變化之斜率) 變化劇烈的問題，這將會衍生出許多的問題。因此在本論文亦提出了一個可在製程、電壓、溫度變異下均能避免此問題之全新固定電壓控制震盪器增益值技術。
本晶片採用TSMC 0.18 UM CMOS Mixed Signal RF General Purpose MiM Al 1P6M 1.8&3.3V製程實現，當輸出為1.25GHz時，功率消耗為3.7mW，其輸出的抖動
為6 ps (p-p)，晶片的核心部分面積為0.09 mm2。
| zh_TW |
| dc.description.abstract | The issue of energy saving and carbon reduction is more and more important on circuit design. Phase-locked loop (PLL) is one of the important blocks in communication system. Thus, the power consumption of PLL is not able to ignore. To reduce supply voltage is the easiest way to decrease power consumption. A 0.9-V 1.25 GHz 8-phase PLL is proposed to achieve high output frequency and low power consumption.
There are several problems in the low voltage PLL design, inculding leakage current, MOSFET cascade and threshold voltage ,etc. We will discuss about how to operate correctly and stably in low supply voltage. This PLL uses a gate-feedback technique to reduce the current mismatch problem of the charge pump. Therefore, the output frequency jitter will be decreased and the performance of PLL will be improved. In addition, both LC oscillator and ring oscillator have the dramatic variation of KVCO in the wide range multi-band voltage control oscillator design. A novel constant-KVCO technique was proposed to avoid the problem with the process, voltage, and temperature variations.
This chip is implemented in TSMC 0.18 UM CMOS Mixed Signal RF General Purpose MiM Al 1P6M 1.8&3.3V process. The output jitter performance of the proposed PLL is 2.79 ps (peak-peak) at 1.25- GHz. The power consumption of the PLL is 3.7 mW at 1.25-GHz and the core area is 0.09 mm2
| en_US |
| DC.subject | 低電壓 | zh_TW |
| DC.subject | 鎖相迴路 | zh_TW |
| DC.subject | low voltage | en_US |
| DC.subject | pll | en_US |
| DC.subject | phase-locked loop | en_US |
| DC.title | 操作於1伏特以下及具固定電壓控制震盪器增益值之鎖相迴路 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | A Sub-1V Phase-Locked Loop with Constant KVCO Technique | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |